US5574293A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Solid state imaging device using disilane
Assignee: Semiconductor Energy Laboratory Co Ltd
•
Filing: 1994-03-22
•
Granted: 1996-11-12
•
Expires: 2014-03-22
Abstract
Abstract PCT No. PCT/JP94/00452 Sec. 371 Date Nov. 22, 1994 Sec. 102(e) Date Nov. 22, 1994 PCT Filed Mar. 22, 1994 PCT Pub. No. WO94/22173 PCT Pub. Date Sep. 29, 1994A substrate (1) has a surface covered with an insulation layer (2), on which an active layer (3') made of non-single crystal silicon through thin film technique is provided. A gate electrode layer (5') is partially provided on said active layer through a gate insulation layer (4'). Said active layer (3') is subject to injection of P-type or N-type impurities to provide an image sensor of MOS structure. Bias potential is applied to a gate electrode so that a circuit between a source and a drain is in an On state, so that input light through said substrate or said gate electrode is applied to said active layer, and electrical output depending upon said input light is obtained from said source electrode or said drain electrode. Other MOS transistors for switching element and/or shift registers for operating said image sensor are provided on said substrate (1). Said active layer (3') is obtained by crystallizing said amorphous silicon layer through a laser anneal process or a high temperature anneal process, and hydrogenation process, and the trap density of said active layer is less than 5x1011/cm2. Optical response time is short, less than 500 mu sec, so, high speed operation ten times as high as that of a prior image sensor is possible.
Inventors
- 👤 Michio Arai
- 👤 Takashi Inushima
- 👤 Mitsufumi Codama
- 👤 Kazushi Sugiura
- 👤 Ichiro Takayama
- 👤 Isamu Kobori
- 👤 Yukio Yamauchi
- 👤 Naoya Sakamoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:39
CPC Classifications
H; H10; H10F; H10F39/00; H10F39/10; H10F39/12; H10F39/18; H10D; H10D86/00; H10D86/01; H10D86/40; H10D86/431; H10D86/60; H10F30/00; H10F30/20; H10F30/21; H10F30/28; H10F30/2823
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
130 words
A method for producing a solid state image sensor having a thin film transistor comprising the steps of; providing a silicon oxide layer on a substrate, providing an amorphous silicon layer on said silicon oxide layer by using disilane gas, providing a crystallized non-single crystal silicon layer by annealing said amorphous silicon layer by illuminating said amorphous silicon layer with a laser beam of short pulse width so that the trap density of said silicon layer is less than 5×10 11 /cm 2 , providing an island of said crystallized non-single crystal silicon layer, said island being an active layer, providing a gate insulation layer and a gate electrode layer on said active layer, and doping impurities in said active layer to provide a source region and a drain region.
Claim 2
Independent Claim
130 words
A method for producing a solid state image sensor having a thin film transistor comprising the steps of; providing a silicon oxide layer on a substrate, providing an amorphous silicon layer on said silicon oxide layer by using disilane gas, providing a crystallized non-single crystal silicon layer by annealing said amorphous silicon layer by illuminating said amorphous silicon layer with a laser beam of short pulse width so that the trap density of said silicon layer is less than 5×10 11 /cm 2 , providing an island of said crystallized non-single crystal silicon layer, said island being an active layer, providing a gate insulation layer and a gate electrode layer on said active layer, and doping impurities in said active layer to provide a source region and a drain region.
Claim 3
Dependent Claim
20 words
A method for producing a solid state image sensor according to claim 1, wherein said laser is an Excimer laser.
Claim 4
Independent Claim
237 words
A method for producing a solid image sensor comprising the steps of; providing an insulation layer made of silicon oxide on a multi-crystal silicon substrate, providing an amorphous silicon layer with thickness 30 nm-1000 nm on said insulation layer by using disilane gas, providing a crystallized non-single crystal silicon layer by annealing said amorphous silicon layer at a temperature higher than 600° C. so that the trap density of said silicon layer is less than 5×10 11 /cm 2 , patterning said non-single crystal silicon layer into an image sensor region and at least one transistor region, covering said image sensor region with a silicon oxide layer through CVD process, providing a gate insulation layer of thickness 20 nm-30 nm by covering said image sensor region and said transistor region with a silicon oxide layer obtained through thermal oxidation, covering the whole area with a multi-crystal silicon layer which operates as an electrode conductor, patterning said multi-crystal silicon layer and said silicon oxide layer according to the shape of an image sensor and a transistor, injecting selectively P-type impurity and N-type impurity into each of the patterned layers, providing a silicon oxide layer on the whole area through CVD process, providing contact holes on said silicon oxide layer, and providing an aluminum layer through said holes as electrodes of said image sensor and said transistor, and annealing said image sensor and said transistor in a hydrogen atmosphere.
Claim 5
Independent Claim
237 words
A method for producing a solid image sensor comprising the steps of; providing an insulation layer made of silicon oxide on a multi-crystal silicon substrate, providing an amorphous silicon layer with thickness 30 nm-1000 nm on said insulation layer by using disilane gas, providing a crystallized non-single crystal silicon layer by annealing said amorphous silicon layer at a temperature higher than 600° C. so that the trap density of said silicon layer is less than 5×10 11 /cm 2 , patterning said non-single crystal silicon layer into an image sensor region and at least one transistor region, covering said image sensor region with a silicon oxide layer through CVD process, providing a gate insulation layer of thickness 20 nm-30 nm by covering said image sensor region and said transistor region with a silicon oxide layer obtained through thermal oxidation, covering the whole area with a multi-crystal silicon layer which operates as an electrode conductor, patterning said multi-crystal silicon layer and said silicon oxide layer according to the shape of an image sensor and a transistor, injecting selectively P-type impurity and N-type impurity into each of the patterned layers, providing a silicon oxide layer on the whole area through CVD process, providing contact holes on said silicon oxide layer, and providing an aluminum layer through said holes as electrodes of said image sensor and said transistor, and annealing said image sensor and said transistor in a hydrogen atmosphere.
Claim 6
Independent Claim
184 words
A method for producing a solid state image sensor comprising the steps of; providing an image sensor region and at least one transistor region separated by a channel stopper on a single-crystal silicon substrate, covering the image sensor region with an insulation layer of silicon oxide, providing an amorphous silicon layer on said insulation layer by using disilane gas, and providing a crystallized single-crystal silicon layer which is obtained through an anneal process of said amorphous silicon layer so that the trap density of said silicon layer is less than 5×10 11 /cm 2 , providing a gate insulation layer of silicon oxide through thermal oxidation of surface of said substrate, providing a conductive gate electrode layer on said gate insulation layer, and patterning said gate electrode layer, injecting selectively P-type impurity and N-type impurity, providing a silicon oxide layer on the whole area through CVD process, providing contact holes on said silicon oxide layer, and providing an aluminum layer through said holes as electrodes for said image sensor and said transistor, and annealing said image sensor and said transistor in a hydrogen atmosphere.
Claim 7
Independent Claim
184 words
A method for producing a solid state image sensor comprising the steps of; providing an image sensor region and at least one transistor region separated by a channel stopper on a single-crystal silicon substrate, covering the image sensor region with an insulation layer of silicon oxide, providing an amorphous silicon layer on said insulation layer by using disilane gas, and providing a crystallized single-crystal silicon layer which is obtained through an anneal process of said amorphous silicon layer so that the trap density of said silicon layer is less than 5×10 11 /cm 2 , providing a gate insulation layer of silicon oxide through thermal oxidation of surface of said substrate, providing a conductive gate electrode layer on said gate insulation layer, and patterning said gate electrode layer, injecting selectively P-type impurity and N-type impurity, providing a silicon oxide layer on the whole area through CVD process, providing contact holes on said silicon oxide layer, and providing an aluminum layer through said holes as electrodes for said image sensor and said transistor, and annealing said image sensor and said transistor in a hydrogen atmosphere.
References Cited (Backward Citations)
JPS5154790A
Cited
JPS617663A
Cited
US4598305A
Cited
JPS6329924A
Cited
JPH0210877A
Cited
JPH02181419A
Cited
JPH039562A
Cited
JPH0323671A
Cited
US5313075A
Cited
US5273910A
Cited
US5221365A
Cited
US5289030A
Cited
US5254480A
Cited
US5413958A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-11-12 | 2000-05-13 | 2000-11-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-11-12 | 2004-05-13 | 2004-11-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-11-12 | 2008-05-13 | 2008-11-12 | $7700.00 | Window Closed / Lapsed |