US5561318A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Porous composites as a low dielectric constant material for electronics applications
Assignee: Texas Instruments Inc
•
Filing: 1995-06-07
•
Granted: 1996-10-01
•
Expires: 2015-06-07
Abstract
Abstract This invention provides a process for making a semiconductor device with reduced capacitance between adjacent conductors. This process can include applying and gelling one or more solutions between and over conductors 24 and drying the wet gel to create at least porous dielectric sublayers 28 and 29. By varying the composition of the solutions, gelling conditions, drying temperature, composition of the solvents in the wet gel, or a combination of these approaches, the porosity of the sublayers may be tailored individually. A non-porous dielectric layer 30 may be formed over porous layer 28, which may complete an interlayer dielectric. A novel process for creating the porous dielectric layer is disclosed, which can be completed at vacuum or ambient pressures, yet results in porosity, pore size, and shrinkage of the dielectric during drying comparable to that previously attainable only by drying gels at supercritical pressure.
Inventors
- 👤 Bruce E. Gnade
- 👤 Chih-Chen Cho
- 👤 Douglas M. Smith
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 20:36
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/60; H10P14/65; H10P14/6516; H10P14/6529; H10P14/6534; H10P14/6546; H10P14/6548; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/072; H10W20/40; H10W20/45; H10W20/46; H10W20/48; H10W20/495; H10P14/63; H10P14/6326; H10P14/6342; H10P14/66; H10P14/665; H10P14/668; H10P14/6681; H10P14/6684; H10P14/6686; H10P14/69; H10P14/692; H10P14/6921; H10P14/6922
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
116 words
A semiconductor device which comprises: (a) a patterned layer formed on a substrate, said patterned layer having at least one present therein: and (b) a porous dielectric layer deposited in said at least one gap and having a first thickness, said porous dielectric layer comprised of at least two porous dielectric sublayers, pairs of said sublayers which share a common transition region differing in porosity by at least 20%, said porous dielectric layer having average pore diameters of less than 80 nm, whereby an extremely porous dielectric sublayer with a dielectric constant less than 2.0 may be effectively adhered to said semiconductor device and particle contamination from breakage of an extremely porous sublayer may be avoided.
Claim 2
Dependent Claim
116 words
A semiconductor device which comprises: (a) a patterned layer formed on a substrate, said patterned layer having at least one present therein: and (b) a porous dielectric layer deposited in said at least one gap and having a first thickness, said porous dielectric layer comprised of at least two porous dielectric sublayers, pairs of said sublayers which share a common transition region differing in porosity by at least 20%, said porous dielectric layer having average pore diameters of less than 80 nm, whereby an extremely porous dielectric sublayer with a dielectric constant less than 2.0 may be effectively adhered to said semiconductor device and particle contamination from breakage of an extremely porous sublayer may be avoided.
Claim 3
Dependent Claim
47 words
The semiconductor device of claim 1, wherein said porous dielectric layer comprises top and bottom porous dielectric sublayers sharing a common transition region, said top porous sublayer having a porosity in the range of 15% to 50%, said bottom porous sublayer having a porosity greater than 50%.
Claim 4
Dependent Claim
69 words
The semiconductor device of claim 1, wherein said porous dielectric layer comprises top, middle, and bottom porous dielectric sublayers, said top and bottom porous sublayers having porosities in the range of 15% to 50%, said middle porous sublayer having a porosity greater than 50%, said middle and bottom porous sublayers sharing a first common transition region, and said top and middle porous sublayers sharing a second common transition region.
Claim 5
Dependent Claim
17 words
The semiconductor device of claim 1, wherein said common transition regions have a gradual change in porosity.
Claim 6
Dependent Claim
24 words
The semiconductor device of claim 1, wherein said common transition regions occupy at least half of said first thickness of said porous dielectric layer.
Claim 7
Dependent Claim
17 words
The semiconductor device of claim 1, funher comprising a non-porous dielectric layer covering said porous dielectric layer.
Claim 8
Dependent Claim
37 words
The semiconductor device of claim 1, wherein said patterned layer comprises conductors constructed from materials selected from the group consisting of: aluminum, copper, titanium, platinum, gold, tungsten, polysilicon, tantalum, nickel, TiN, TiSi 2 , and combinations thereof.
Claim 9
Dependent Claim
17 words
The semiconductor device of claim 7, wherein said patterned layer further comprises at least one dielectric sublayer.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-10-01 | 2000-04-01 | 2000-10-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-10-01 | 2004-04-01 | 2004-10-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-10-01 | 2008-04-01 | 2008-10-01 | $7700.00 | Window Closed / Lapsed |