US5548228A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Reconfigurable programmable logic device having static and non-volatile memory
Assignee: Altera Corp
•
Filing: 1994-09-28
•
Granted: 1996-08-20
•
Expires: 2014-09-28
Abstract
Abstract The present invention provides a reconfigurable programmable logic device (PLD) that saves its own programmed state without the use of an external memory device or without additional control logic on the PLD. A non-volatile memory cell is incorporated with each SRAM cell in the PLD to form a configuration memory cell. The non-volatile memory cells store the programmed states of the associated SRAM cells even after termination of power to the system. Each non-volatile memory cell then restores the configured state of its associated SRAM cell upon system power-up by "mapping" its contents to the SRAM cell. The non-volatile memory cell may be implemented either by an Erasable Programmable Read Only Memory cell ("EPROM") or an Electrically Erasable Programmable Read Only Memory cell ("EEPROM").
Inventors
- 👤 Raminda Madurawe
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 14:00
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17748; H03K19/17756; H03K19/17704
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
105 words
A method of operating a programmable logic device in a single integrated circuit package comprising: configuring the programmable logic device from an external memory; storing configuration information in static memory in the programmable logic device, the static memory comprising a strong inverter and a weak inverter; storing the configuration information in a non-volatile memory integrated with the weak inverter of the static memory in the programmable logic device; powering-down the programmable logic device, the static memory losing the configuration information in the powering-down step; and powering-up the programmable logic device and automatically restoring the static memory with the configuration information from the integrated non-volatile memory.
Claim 2
Independent Claim
105 words
A method of operating a programmable logic device in a single integrated circuit package comprising: configuring the programmable logic device from an external memory; storing configuration information in static memory in the programmable logic device, the static memory comprising a strong inverter and a weak inverter; storing the configuration information in a non-volatile memory integrated with the weak inverter of the static memory in the programmable logic device; powering-down the programmable logic device, the static memory losing the configuration information in the powering-down step; and powering-up the programmable logic device and automatically restoring the static memory with the configuration information from the integrated non-volatile memory.
Claim 3
Dependent Claim
23 words
The method of claim 1 further comprising the step of storing the configuration information in an erasable programmable read only non-volatile memory device.
Claim 4
Dependent Claim
24 words
The method of claim 1 further comprising the step of storing the configuration information in an electrically erasable programmable read only non-volatile memory device.
Claim 5
Dependent Claim
146 words
A programmable logic device in a single integrated circuit package comprising: an integrated circuit package comprising leads and at least one die; a plurality of logic cells in which logic functions are performed; a plurality of volatile memory cells, each comprising a strong inverter and a weak inverter; a plurality of non-volatile memory cells, each integrated with the weak inverter of each of the plurality of volatile memory cells, wherein the contents of the plurality of volatile memory cells are stored in the integrated non-volatile memory cells, and, in response to restoration of power to the programmable logic device, the plurality of volatile memory cells are automatically reconfigured with the contents of the integrated non-volatile memory cells; a plurality of input lines for supplying signals to the plurality of logic cells; and a plurality of output lines for receiving signals from the plurality of logic cells.
Claim 6
Dependent Claim
146 words
A programmable logic device in a single integrated circuit package comprising: an integrated circuit package comprising leads and at least one die; a plurality of logic cells in which logic functions are performed; a plurality of volatile memory cells, each comprising a strong inverter and a weak inverter; a plurality of non-volatile memory cells, each integrated with the weak inverter of each of the plurality of volatile memory cells, wherein the contents of the plurality of volatile memory cells are stored in the integrated non-volatile memory cells, and, in response to restoration of power to the programmable logic device, the plurality of volatile memory cells are automatically reconfigured with the contents of the integrated non-volatile memory cells; a plurality of input lines for supplying signals to the plurality of logic cells; and a plurality of output lines for receiving signals from the plurality of logic cells.
Claim 7
Dependent Claim
24 words
The programmable logic device of claim 4 wherein each of the plurality of non-volatile memory cells further comprises an Erasable Programmable Read Only Memory.
Claim 8
Dependent Claim
25 words
The programmable logic device of claim 4 wherein each of the plurality of non-volatile memory cells further comprises an Electrically Erasable Programmable Read Only Memory.
Claim 9
Dependent Claim
44 words
The programmable logic device of claim 4 further comprising: a CMOS weak inverter including a PMOS transistor and an NMOS transistor; and a non-volatile memory cell integrated with the CMOS weak inverter, the non-volatile memory cell coupling the PMOS transistor to the NMOS transistor.
Claim 10
Dependent Claim
135 words
The programmable logic device of claim 7 wherein the non-volatile memory cell further comprises: a read transistor having a drain coupled to the drain of the PMOS transistor, a source coupled to the drain of the NMOS transistor, a control gate and a floating gate for holding a charge; a write transistor having a control gate coupled to the control gate of the read transistor, a floating gate coupled to the floating gate of the read transistor, a source and a drain; a control transistor having a gate coupled to the output of the CMOS weak inverter, a drain coupled to the source of the write transistor and a source coupled to a ground potential; and a capacitor coupling the control gates of the read and write transistors to the gate of the NMOS transistor.
Claim 11
Dependent Claim
68 words
The programmable logic device of claim 7 wherein the non-volatile memory cell further comprises: a hold transistor having a drain coupled to the drain of the PMOS transistor, a source coupled to the drain of the NMOS transistor, a control gate and a floating gate for holding a charge; and a tunneling diode coupling the gate of the NMOS transistor to the floating gate of the hold transistor.
Claim 12
Dependent Claim
114 words
The programmable logic device of claim 7 wherein the non-volatile memory cell further comprises: a hold transistor having a drain coupled to the drain of the PMOS transistor, a source coupled to the drain of the NMOS transistor, a control gate and a floating gate for holding a charge; a programming transistor having a source coupled to the gate of the NMOS transistor, a gate and a drain; an erase transistor having a drain, a gate coupled to the drain of the erase transistor and a source; and a diffusion node coupling the source of the erase transistor to the floating gate of the hold transistor and to the drain of the programming transistor.
Claim 13
Dependent Claim
11 words
A system including the programmable logic device recited in claim 4.
References Cited (Backward Citations)
US5105388A
Cited
US4858185A
Cited
US5021689A
Cited
US5121359A
Cited
US5272368A
Cited
US5336950A
Cited
US5247478A
Cited
US5353248A
Cited
US5237219A
Cited
US5394031A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-08-20 | 2000-02-19 | 2000-08-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-08-20 | 2004-02-19 | 2004-08-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-08-20 | 2008-02-19 | 2008-08-20 | $7700.00 | Window Closed / Lapsed |