US5539901A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for system management mode support for in-circuit emulators
Assignee: Intel Corp
•
Filing: 1995-01-18
•
Granted: 1996-07-23
•
Expires: 2015-01-18
Abstract
Abstract An in-circuit emulation unit with a probe implemented on a microprocessor whilst in emulation upon entering or leaving system management mode. The present invention is used on a microprocessor in a target computer system. The present invention offers the ability to implement a capability where a user could access emulation information while a system is in or out of system management mode. The present invention provides a better way of controlling a target computer system when in system management mode thereby allowing user access to special system management code, processor contents, processor registers and system state variables necessary for debug and design of system management features available on todays laptop and desktop computers.
Inventors
- 👤 Jose Ramirez
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 05:06
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/26; G06F11/261; G06F11/36; G06F11/362; G06F11/3648; G06F11/3656
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
141 words
An apparatus for emulating a computer system through system management mode, said apparatus comprising: (a) an in-circuit emulator for emulating said computer system; (b) an in-circuit emulation probe coupled to said in-circuit emulator for probing a target microprocessor coupled to said probe while said target microprocessor is being emulated in said system management mode; (c) a detection logic circuit coupled to said probe for detecting when said target microprocessor enters or exits said system management mode; (d) indicating logic for indicating that said target microprocessor is suspended in a system management mode if said detection logic detects that said target microprocessor has entered system management mode; and (e) a break logic circuit coupled to said probe for enabling said probe break in and out of emulation at any point during said emulation of said target microprocessor in said system management mode.
Claim 2
Independent Claim
141 words
An apparatus for emulating a computer system through system management mode, said apparatus comprising: (a) an in-circuit emulator for emulating said computer system; (b) an in-circuit emulation probe coupled to said in-circuit emulator for probing a target microprocessor coupled to said probe while said target microprocessor is being emulated in said system management mode; (c) a detection logic circuit coupled to said probe for detecting when said target microprocessor enters or exits said system management mode; (d) indicating logic for indicating that said target microprocessor is suspended in a system management mode if said detection logic detects that said target microprocessor has entered system management mode; and (e) a break logic circuit coupled to said probe for enabling said probe break in and out of emulation at any point during said emulation of said target microprocessor in said system management mode.
Claim 3
Dependent Claim
33 words
The apparatus of claim 1, wherein said break logic further includes a power detection logic for monitoring control signals to and from said target microprocessor during said emulation in said system management mode.
Claim 4
Dependent Claim
49 words
The apparatus of claim 2, wherein said control signal include include a stopclock signal "#stopclk" which is asserted to stop emulating said target microprocessor in said system management mode, and a suspend "#susstat" signal which is asserted to temporarily suspend said target microprocessor emulation in said system management mode.
Claim 5
Dependent Claim
54 words
The apparatus of claim 1, wherein said break logic circuit includes a break cause logic circuit for capturing and analyzing various states of said system management mode during said emulation of said target microprocessor, said break logic circuit also decodes said captured states of said system management mode into system management mode interrupt signals.
Claim 6
Dependent Claim
38 words
The apparatus of claim 1, wherein said break logic further includes a state tracker for transmitting signals from said target microprocessor to said break cause logic circuit in response to special break conditions in said system management mode.
Claim 7
Dependent Claim
178 words
In a computer and in-circuit emulation system, having a host computer for processing data and instructions between said host computer and an in-circuit emulator while in a system management mode, wherein said computer system is placed in a reduced power consumption state, said computer system comprising; (a) a source microprocessor means for processing data and instructions in said host computer, said microprocessor coupled to a communication bus; (b) an in-circuit emulation means coupled to said host computer for emulating a target microprocessor that corresponds to said source microprocessor means in said system management mode, said in-circuit emulation means including means for receiving an enter system management mode signal and an exit system management mode signal from said target microprocessor, said in-circuit emulation means further including means for indicating that said target microprocessor is suspended in a system management mode if said enter system management mode signal is received; and (c) an in-circuit emulation probe means coupled to said in-circuit emulation means for probing said target microprocessor while said target microprocessor is being emulated in said system management mode.
Claim 8
Dependent Claim
178 words
In a computer and in-circuit emulation system, having a host computer for processing data and instructions between said host computer and an in-circuit emulator while in a system management mode, wherein said computer system is placed in a reduced power consumption state, said computer system comprising; (a) a source microprocessor means for processing data and instructions in said host computer, said microprocessor coupled to a communication bus; (b) an in-circuit emulation means coupled to said host computer for emulating a target microprocessor that corresponds to said source microprocessor means in said system management mode, said in-circuit emulation means including means for receiving an enter system management mode signal and an exit system management mode signal from said target microprocessor, said in-circuit emulation means further including means for indicating that said target microprocessor is suspended in a system management mode if said enter system management mode signal is received; and (c) an in-circuit emulation probe means coupled to said in-circuit emulation means for probing said target microprocessor while said target microprocessor is being emulated in said system management mode.
Claim 9
Dependent Claim
32 words
The computer system of claim 6, wherein said in-circuit emulation probe means includes a detection logic circuit means for detecting various states of said system management mode while probing said target microprocessor.
Claim 10
Dependent Claim
39 words
The computer system of claim 6, wherein said in-circuit emulation means further includes a monitoring logic circuitry means for monitoring system bus activity in said host computer and said in-circuit emulation probe means upon entering said system management mode.
Claim 11
Dependent Claim
38 words
The computer system of claim 6, wherein said in-circuit emulation means further includes an in-circuit emulation mode "ICEMODE" logic means for allowing a non-restricted access to said target microprocessor's internal registers during emulation in said system management mode.
References Cited (Backward Citations)
US4631701A
Cited
US4789924A
Cited
US4860247A
Cited
US4937036A
Cited
US5132971A
Cited
US5072412A
Cited
US4903218A
Cited
US4958303A
Cited
US4993027A
Cited
US4989207A
Cited
US5202976A
Cited
US5053949A
Cited
US5119319A
Cited
US5228039A
Cited
US5056033A
Cited
US5239642A
Cited
US5313618A
Cited
US5392420A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-07-23 | 2000-01-22 | 2000-07-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-07-23 | 2004-01-22 | 2004-07-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-07-23 | 2008-01-22 | 2008-07-23 | $7700.00 | Window Closed / Lapsed |