US5539707A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electroluminescent lamp driver system
Assignee: Intersil Americas LLC
•
Filing: 1995-06-15
•
Granted: 1996-07-23
•
Expires: 2015-06-15
Abstract
Abstract An electroluminescent lamp driver system for driving or powering an electroluminescent lamp to illuminate the display in an electronic watch, such as a quartz analog watch, uses the counter in a CMOS timekeeping chip which counts down the quartz oscillator frequency to one Hz for an analog quartz watch. The counter provides a plurality of pulse trains which are combined in digital logic to provide switching signals. The digital logic is included in the timekeeping chip and is implemented in low voltage bulk CMOS. A high voltage is required to drive the lamp and it is provided in a separate chip containing a high voltage inverter in which current is switch through an inductor in response to the switching signals from the timekeeping chip. The efficiency of the inverter is improved by generating, in the timekeeping chip, switching signals in the form of pulse trains which are asymmetric and have a duty cycle of greater than 50% to operate the switch when the output voltage from the bridge is in one-half of the AC output voltage across the lamp (the capacitance of the lamp is being charged) and has a duty cycle of less than 50% during the second half of the AC cycle when the capacitance of the lamp is being discharged. The system architecture segregates the high voltage and low voltage circuitry, eliminates redundant elements (a separate low frequency oscillator) and the digital logic for providing the pulse trains which produce switching in the inverter is located in the timekeeping chip where it may be implemented at lower cost than in the high voltage inverter chip.
Inventors
- 👤 Grady M. Wood
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 15:28
CPC Classifications
G; G04; G04B; G04B19/00; G04B19/30
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
186 words
In an electronic timekeeping system having a time display and an electroluminescent lamp for illuminating said display, a system for operating said display and applying power from a battery and through an inductor to said lamp, which system comprises first and second circuits respectively operative at relatively low and relatively high voltage, said first circuit being operative exclusively at said low voltage, said first circuit having an oscillator, a counter connected to said oscillator for receiving a relatively high frequency first signal therefrom and providing a plurality of second signals, each of successively lower frequency than said first signal, the lowest frequency signal of said plurality of second signals being of frequency for driving said display to keep time, said first circuit also having circuits responsive to at least some of said plurality of second signals for providing switching signals, said second circuit being an inverter having a high voltage output connected to said lamp and at least one switching input for operating means for switching current from said battery in said inductor, and said switching signals being connected to said switching input of said inverter.
Claim 2
Dependent Claim
186 words
In an electronic timekeeping system having a time display and an electroluminescent lamp for illuminating said display, a system for operating said display and applying power from a battery and through an inductor to said lamp, which system comprises first and second circuits respectively operative at relatively low and relatively high voltage, said first circuit being operative exclusively at said low voltage, said first circuit having an oscillator, a counter connected to said oscillator for receiving a relatively high frequency first signal therefrom and providing a plurality of second signals, each of successively lower frequency than said first signal, the lowest frequency signal of said plurality of second signals being of frequency for driving said display to keep time, said first circuit also having circuits responsive to at least some of said plurality of second signals for providing switching signals, said second circuit being an inverter having a high voltage output connected to said lamp and at least one switching input for operating means for switching current from said battery in said inductor, and said switching signals being connected to said switching input of said inverter.
Claim 3
Dependent Claim
22 words
The system according to claim 1 wherein said first and second circuits are powered by a battery which supplies and low voltage.
Claim 4
Dependent Claim
18 words
The system of claim 1 wherein said first circuit contains exclusively CMOS components operative at said low voltage.
Claim 5
Dependent Claim
17 words
The system of claim 3 wherein said second circuit contains bipolar components operative at said high voltage.
Claim 6
Dependent Claim
26 words
The system of claim 1 wherein said first circuit is a first integrated circuit chip structure and said second circuit is a second integrated chip structure.
Claim 7
Dependent Claim
61 words
The system of claim 1 wherein said inverter is a three terminal circuit having a pair of switching inputs and high voltage output, said circuit responsive to said plurality of second signals providing a plurality of said switching signals including first and second switching signals which are connected to said switching inputs, said high voltage output being connected to said lamp.
Claim 8
Dependent Claim
53 words
The system of claim 1 wherein said inverter also has a bridge circuit with switching elements and inputs for operating said bridge switching elements, said circuits responsive to said plurality of second signals being connected to said inputs for operating said switching elements of said bridge circuit and applying said switching signals thereto.
Claim 9
Dependent Claim
46 words
The system of claim 1 wherein said high voltage output is an AC output having a frequency much lower than said relatively high frequency, said plurality of signals provided by said counter including a first pulse train at a rate equal to said AC output frequency.
Claim 10
Dependent Claim
37 words
The system according to claim 7 or wherein said plurality of switching signals provided by said counter includes a second pulse train at a rate between the rate of said pulse train and said relatively high frequency.
Claim 11
Dependent Claim
43 words
The system according to claim 9 wherein said high frequency is of the order of 10 KHz and said first pulse train rate is about 1/8 of said high frequency and said second pulse train rate is about 1/2 of said high frequency.
Claim 12
Dependent Claim
65 words
The system of claim 9 wherein said means responsive to said plurality of second signals includes means for combining said first and said second pulse trains to provide a train of asymmetric pulses which provides said switching signal, said train having a duty cycle greater than 50% during 1/2 of said AC cycle and less than 50% during the other half of said AC cycle.
Claim 13
Dependent Claim
46 words
The system according to claim 10 wherein said duty cycle is about 7 to 1, the period of said pulses occurring during said 1/2 of said AC cycle being 7 times the period of the pulses which occur during said other half of said AC cycle.
Claim 14
Dependent Claim
68 words
The system of claim 1 wherein said oscillator, said counter contain active elements which are CMOS elements exclusively, and said circuit responsive to said plurality of second signals are digital logic circuits which also contain active elements which are CMOS elements exclusively, said CMOS elements being the exclusive elements of said oscillator, counter and digital logic circuits and thereby are operative at said low voltage with high efficiency.
References Cited (Backward Citations)
US4527096A
Cited
US4995016A
Cited
US5093612A
Cited
US5384577A
Cited
US5265071A
Cited
US5313141A
Cited
US5347198A
Cited
US5339294A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-07-23 | 2000-01-22 | 2000-07-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-07-23 | 2004-01-22 | 2004-07-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-07-23 | 2008-01-22 | 2008-07-23 | $7700.00 | Window Closed / Lapsed |