US5526564A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of manufacturing a multilayered printed wiring board
Assignee: NEC Toppan Circuit Solutions Toyama Inc
•
Filing: 1995-06-02
•
Granted: 1996-06-18
•
Expires: 2015-06-02
Abstract
Abstract A multilayered printed wiring board includes a plurality of inner layer circuits, ground layers, first insulating layers, a second insulating layer, a surface layer circuit, and a parts mounting pad. The inner layer circuits are arranged parallel to each other in a flat manner in at least one inner layer. The ground layers are formed on and under the inner layer circuits to sandwich the inner layer circuits. The first insulating layers are respectively formed between the ground layers and the inner layer circuits to insulate the inner layer circuits from each other and the inner layer circuits from the ground layers. The second insulating layer is formed at least on an uppermost one of the ground layers and serving as a surface layer. The surface layer circuit is selectively formed on the second insulating layer. The parts mounting pad is formed at a predetermined region on the second insulating layer, has a recessed portion for fitting a lead portion of a mounting part therein, and is connected to the surface layer circuit. A method of manufacturing this printed wiring board is also disclosed.
Inventors
- 👤 Tutomu Ohshima
- 👤 Hidebumi Ohnuki
- 👤 Ryo Maniwa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 14:01
CPC Classifications
H; H05; H05K; H05K1/00; H05K1/02; H05K1/0213; H05K1/0216; H05K1/0218; H05K1/0219; H05K1/0221; H05K1/11; H05K1/111; H05K1/112; H05K3/00; H05K3/46; H05K3/4644; H05K3/465; H05K2201/00; H05K2201/09; H05K2201/09209; H05K2201/09372; H05K2201/09472; H05K2201/095; H05K2201/09509; H05K2201/09654; H05K2201/09745; H05K2203/00; H05K2203/07; H05K2203/0703; H05K2203/0733; H05K3/0011; H05K3/0017; H05K3/0023; H05K3/30; H05K3/32; H05K3/34; H05K3/3465; H05K3/3468; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/49155; Y10T29/49165
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
158 words
A method of manufacturing a multilayered printed wiring board, comprising the steps of: forming a first insulating layer on a board on which a first ground layer is formed; selectively forming a first circuit pattern on said first insulating layer; forming a second insulating layer on said first insulating layer and said first circuit pattern; forming a second ground layer on said second insulating layer to oppose said first ground layer; coating a resin on said second ground layer and said second insulating layer; selectively forming a hole in the resin and hardening the resin, thereby forming a third insulating layer serving as a surface layer; flattening said third insulating layer by polishing and toughening said third insulating layer; and selectively forming a second circuit pattern on said third insulating layer which has been roughened and forming a parts mounting pad having a recessed portion at a region of said third insulating layer where the hole is formed.
Claim 2
Independent Claim
158 words
A method of manufacturing a multilayered printed wiring board, comprising the steps of: forming a first insulating layer on a board on which a first ground layer is formed; selectively forming a first circuit pattern on said first insulating layer; forming a second insulating layer on said first insulating layer and said first circuit pattern; forming a second ground layer on said second insulating layer to oppose said first ground layer; coating a resin on said second ground layer and said second insulating layer; selectively forming a hole in the resin and hardening the resin, thereby forming a third insulating layer serving as a surface layer; flattening said third insulating layer by polishing and toughening said third insulating layer; and selectively forming a second circuit pattern on said third insulating layer which has been roughened and forming a parts mounting pad having a recessed portion at a region of said third insulating layer where the hole is formed.
Claim 3
Independent Claim
203 words
A method of manufacturing a multilayered printed wiring board, comprising the steps of: forming a first insulating layer on a board on which a first ground layer is formed; forming at least a pair of parallel first grooves in said first insulating layer to communicate with said first ground layer; selectively filling a conductive metal in the first grooves by plating; roughening a surface of said first insulating layer; forming a first circuit pattern parallel to the first grooves between the first grooves in said first insulating layer which is roughened; forming a second insulating layer on said first circuit pattern and on said first insulating layer; forming at least a pair of second grooves at positions of said second insulating layer to overlap the first grooves; selectively filling a conductive metal in the second grooves by plating; roughening a surface of said second insulating layer; forming a second ground layer on said second insulating layer and on the conductive metal in the second grooves to oppose said first ground layer; forming a third insulating layer serving as a surface layer on said second ground layer and said second insulating layer; and selectively forming a second circuit pattern on said third insulating layer.
Claim 4
Independent Claim
203 words
A method of manufacturing a multilayered printed wiring board, comprising the steps of: forming a first insulating layer on a board on which a first ground layer is formed; forming at least a pair of parallel first grooves in said first insulating layer to communicate with said first ground layer; selectively filling a conductive metal in the first grooves by plating; roughening a surface of said first insulating layer; forming a first circuit pattern parallel to the first grooves between the first grooves in said first insulating layer which is roughened; forming a second insulating layer on said first circuit pattern and on said first insulating layer; forming at least a pair of second grooves at positions of said second insulating layer to overlap the first grooves; selectively filling a conductive metal in the second grooves by plating; roughening a surface of said second insulating layer; forming a second ground layer on said second insulating layer and on the conductive metal in the second grooves to oppose said first ground layer; forming a third insulating layer serving as a surface layer on said second ground layer and said second insulating layer; and selectively forming a second circuit pattern on said third insulating layer.
Claim 5
Dependent Claim
123 words
A method according to claim 2, wherein the steps of forming said first insulating layer and the first grooves are constituted by the step of coating a resin on said board on which said first ground layer is formed, the step of forming the first grooves in the resin, and the step of hardening the resin in which the first grooves are formed, and the steps of forming said second insulating layer and the second grooves are constituted by the step of coating a resin on said first insulating layer and on the conductive metal in the first grooves, the step of forming the second grooves in the resin, and the step of hardening the resin in which the second grooves are formed.
Claim 6
Dependent Claim
47 words
A method according to claim 2, further comprising the step of forming a hole at a predetermined region in said third insulating layer, and the step of forming a parts mounting pad having a recessed portion at a region of said third insulating layer including the hole.
References Cited (Backward Citations)
US4706167A
Cited
JPS60180197A
Cited
JPS62259500A
Cited
US4853277A
Cited
US5136471A
Cited
US4893216A
Cited
US5061824A
Cited
US5320894A
Cited
JPH04148590A
Cited
US5274912A
Cited
US5313021A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-06-18 | 1999-12-18 | 2000-06-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-06-18 | 2003-12-18 | 2004-06-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-06-18 | 2007-12-18 | 2008-06-18 | $7700.00 | Window Closed / Lapsed |