← Back to Patent Explorer
US5524286A Expired / Lapsed US ⏱️ 0.0 years remaining

Baseband predistortion system for the adaptive linearization of power amplifiers

Assignee: Alcatel Lucent Italia SpA
•
Filing: 1994-12-14
•
Granted: 1996-06-04
•
Expires: 2014-12-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The invention relates to a baseband predistortion system for the adaptive linearization of power amplifiers and to a radiotransmitter using the predistortion system. It is based upon the updating of two error tables, one for the amplitude and one for the phase, whose content is used for correcting the baseband samples. The content of the tables is obtained by accumulating the difference, suitably weighed, between the sampling entering the predistortion device and the demodulated feedback value.

Inventors

  • 👤 Roberto D. Chiesa
  • 👤 Alessandro Guido
  • 👤 Marco Stanzani

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 15:47
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/32; H03F1/3241; H03F1/3247; H03F1/3282; H03F2200/00; H03F2200/438; H03F2201/00; H03F2201/32; H03F2201/3233

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 83 words
A baseband predistortion system for providing adaptive linearization of a power amplifier, having an adaptive predistortion circuit with at least one updatable error table for providing updatable error table signals used for predistorting an input signal, and address generating means for generating addresses of said at least one updatable error table, characterized in that said address generating means generates decoded address signals for said at least one updatable error table as a function of the value of the amplitude of said input signal.
Claim 2
Dependent Claim 83 words
A baseband predistortion system for providing adaptive linearization of a power amplifier, having an adaptive predistortion circuit with at least one updatable error table for providing updatable error table signals used for predistorting an input signal, and address generating means for generating addresses of said at least one updatable error table, characterized in that said address generating means generates decoded address signals for said at least one updatable error table as a function of the value of the amplitude of said input signal.
Claim 3
Dependent Claim 34 words
A system according to claim 1, characterized in that said address generating means generates the decoded address signals as a function of the distribution of the value of the amplitude of said input signal.
Claim 4
Dependent Claim 36 words
A system according to claim 1, characterized in that the updatable error table signals of said error table are determined as a weighed difference between said input signal and a distorted signal of the power amplifier.
Claim 5
Dependent Claim 39 words
A system according to claim 3, characterized in that said weighed difference is carried out through the storage of fractions of the error, calculated for each value of said input signal, in said at least one updatable error table.
Claim 6
Dependent Claim 42 words
A system according to claim 1, characterized in that said predistortion circuit predistorts said input signal as a function of error read out from said at least one updatable error table in correspondence with the address generated by said address generating means.
Claim 7
Dependent Claim 47 words
A system according to claim 5, characterized in that said predistortion circuit predistorts said input signal by algebraically adding to it the value of the error read out from said at least one updatable error table in correspondence with the address generated by said address generating means.
Claim 8
Dependent Claim 33 words
A system according to claim 1, characterized in that said at least one updatable error table is updated by writing new values of errors according to times independent from the read out times.
Claim 9
Dependent Claim 65 words
A system according to claim 1, characterized in that said address generating means further comprises: an address decoder, responsive to the value of the amplitude of said input signal, for providing amplitude-dependent address decoder signals; and an amplitude-dependent compensation table, responsive to the amplitude-dependent address decoder signals, for providing amplitude-dependent amplitude error table address signals, and for further providing amplitude-dependent phase error table address signals.
Claim 10
Dependent Claim 75 words
A baseband predistortion system for providing adaptive linearization of a power amplifier, having a predistortion circuit with at least one updatable error table for providing updatable error table signals used for predistorting an input signal, and address generating means for generating addresses of said at least one updatable error table, characterized in that said address generating means generates the addresses in such a way that every address on average has the same probability of occurrence.
Claim 11
Dependent Claim 75 words
A baseband predistortion system for providing adaptive linearization of a power amplifier, having a predistortion circuit with at least one updatable error table for providing updatable error table signals used for predistorting an input signal, and address generating means for generating addresses of said at least one updatable error table, characterized in that said address generating means generates the addresses in such a way that every address on average has the same probability of occurrence.
Claim 12
Dependent Claim 19 words
A system according to claim 9, characterized in that said address generating means is formed by a storage device.
Claim 13
Dependent Claim 230 words
A radio transmitter for transmitting a signal on an antenna, the radio transmitter having an encoder (COD) for encoding an input signal, an adaptive predistortion device (PREDIST), means for converting an output signal of the adaptive predistortion device (PREDIST) by digital to analog converters (D/A), means for modulating (MOD) output signals of the digital to analog converters, means for amplifying (PA) the output signals of the modulating means (MOD), a demodulator (DEM) connected to an output signal of the amplifying means (PA), analog to digital converters (A/D) connected to the output of the demodulator (DEM), the output of the analog to digital converters (A/D) connected to the adaptive predistortion device (PREDIST), a local oscillator (LO) for generating oscillating signals for the modulating means (MOD) and the demodulator (DEM), and means for connecting the output signal of the amplifying means (PA) to the antenna, characterized in that the adaptive predistortion device (PREDIST) provide adaptive linearization of the amplifying means (PA), and wherein the adaptive predistortion device (PREDIST) includes at least one updatable error table (err-ρ, err-θ), and address generating means for generating decoded address signals for said at least one updatable error table (err-ρ, err-θ) that provides updatable error table signals used for predistorting said input signal, and wherein the address generating means generates the decoded address signals as a function of the value of the amplitude of said input signal.
Claim 14
Dependent Claim 230 words
A radio transmitter for transmitting a signal on an antenna, the radio transmitter having an encoder (COD) for encoding an input signal, an adaptive predistortion device (PREDIST), means for converting an output signal of the adaptive predistortion device (PREDIST) by digital to analog converters (D/A), means for modulating (MOD) output signals of the digital to analog converters, means for amplifying (PA) the output signals of the modulating means (MOD), a demodulator (DEM) connected to an output signal of the amplifying means (PA), analog to digital converters (A/D) connected to the output of the demodulator (DEM), the output of the analog to digital converters (A/D) connected to the adaptive predistortion device (PREDIST), a local oscillator (LO) for generating oscillating signals for the modulating means (MOD) and the demodulator (DEM), and means for connecting the output signal of the amplifying means (PA) to the antenna, characterized in that the adaptive predistortion device (PREDIST) provide adaptive linearization of the amplifying means (PA), and wherein the adaptive predistortion device (PREDIST) includes at least one updatable error table (err-ρ, err-θ), and address generating means for generating decoded address signals for said at least one updatable error table (err-ρ, err-θ) that provides updatable error table signals used for predistorting said input signal, and wherein the address generating means generates the decoded address signals as a function of the value of the amplitude of said input signal.

References Cited (Backward Citations)

US5123031A Cited
GB2239770A Cited
US5266906A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-06-04 1999-12-04 2000-06-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-06-04 2003-12-04 2004-06-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-06-04 2007-12-04 2008-06-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag