US5521860A
Expired / Lapsed
US
⏱️ 0.0 years remaining
CMOS static memory
Assignee: NEC Electronics Corp
•
Filing: 1994-12-16
•
Granted: 1996-05-28
•
Expires: 2014-12-16
Abstract
Abstract Two intracell wiring serving as the gate electrodes of driver transistors and load transistors and arranged substantially parallel to each other between two word lines substantially parallel to each other so as to be perpendicular to the word lines are arranged as the first layer. Ground wiring and a power supply wiring are arranged as the second layer on the first layer through an insulating film. Each intracell wiring serves as the gate electrodes of one driver transistor and one load transistor and is connected to the drain regions of the other driver transistor and the other load transistor. The ground wiring are connected to the source regions of the driver transistors, and the power supply wiring is connected to the source regions of the load transistors.
Inventors
- 👤 Hiroaki Ohkubo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 08:46
CPC Classifications
H; H10; H10B; H10B10/00; H10B10/12; Y; Y10; Y10S; Y10S257/00; Y10S257/903
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
176 words
A CMOS static memory including first and second driving transistors, first and second load transistors, and first and second switching transistors respectively arranged point symmetrical in a memory cell, comprising: first and second word lines serving as gate electrodes of said first and second switching transistors and arranged substantially parallel to each other; said first and second driver transistors and said first and second load transistors arranged between said substantially parallel word lines on a single substrate of said memory cell; said two load transistors, said two driver transistors, and said two word lines arranged point symmetrical in a linear fashion on a single substrate surface; first and second intracell wiring arranged substantially parallel to each other between said two word lines so as to be perpendicular to said word lines and wherein said first and second word lines and said first and second intracell wiring are arranged on the same layer; and ground wiring and a power supply wiring arranged on said word lines and said first and second intracell wiring through an insulating film.
Claim 2
Dependent Claim
176 words
A CMOS static memory including first and second driving transistors, first and second load transistors, and first and second switching transistors respectively arranged point symmetrical in a memory cell, comprising: first and second word lines serving as gate electrodes of said first and second switching transistors and arranged substantially parallel to each other; said first and second driver transistors and said first and second load transistors arranged between said substantially parallel word lines on a single substrate of said memory cell; said two load transistors, said two driver transistors, and said two word lines arranged point symmetrical in a linear fashion on a single substrate surface; first and second intracell wiring arranged substantially parallel to each other between said two word lines so as to be perpendicular to said word lines and wherein said first and second word lines and said first and second intracell wiring are arranged on the same layer; and ground wiring and a power supply wiring arranged on said word lines and said first and second intracell wiring through an insulating film.
Claim 3
Dependent Claim
204 words
A CMOS static memory including first and second driver transistors, first and second load transistors, and first and second switching transistors respectively arranged point symmetrical in a memory cell, comprising: first and second word lines serving as gate electrodes of said first and second switching transistors and arranged substantially parallel to each other; first and second intracell wiring arranged substantially parallel to each other between said two word lines so as to be perpendicular to said word lines; and ground wiring and a power supply wiring arranged on said word lines and said first and second intracell wiring through an insulating film, wherein said first intracell wiring serves as gate electrodes of said first driver transistor and said first load transistor and is connected to drain regions of said second driver transistor and said second load transistor, said second intracell wiring serves as gate electrodes of said second driver transistor and said second load transistor and is connected to drain regions of said first driver transistor and said first load transistor, said ground wiring are respectively connected to source regions of said first and second driver transistors, and said power supply wiring is connected to source regions of said first and second load transistors.
Claim 4
Dependent Claim
204 words
A CMOS static memory including first and second driver transistors, first and second load transistors, and first and second switching transistors respectively arranged point symmetrical in a memory cell, comprising: first and second word lines serving as gate electrodes of said first and second switching transistors and arranged substantially parallel to each other; first and second intracell wiring arranged substantially parallel to each other between said two word lines so as to be perpendicular to said word lines; and ground wiring and a power supply wiring arranged on said word lines and said first and second intracell wiring through an insulating film, wherein said first intracell wiring serves as gate electrodes of said first driver transistor and said first load transistor and is connected to drain regions of said second driver transistor and said second load transistor, said second intracell wiring serves as gate electrodes of said second driver transistor and said second load transistor and is connected to drain regions of said first driver transistor and said first load transistor, said ground wiring are respectively connected to source regions of said first and second driver transistors, and said power supply wiring is connected to source regions of said first and second load transistors.
Claim 5
Dependent Claim
189 words
A CMOS static memory including first and second driving transistors, first and second load transistors, and first and second switching transistors respectively arranged point symmetrical in a memory cell, comprising: first and second word lines serving as gate electrodes of said first and second switching transistors and arranged substantially parallel to each other; said first and second driver transistors and said first and second load transistors arranged between said substantially parallel word lines on a single substrate of said memory cell; said two load transistors, said two driver transistors, and said two word lines arranged point symmetrical in a linear fashion on a single substrate surface; first and second intracell wiring arranged substantially parallel to each other between said two word lines so as to be perpendicular to said word lines and on the same layer as said two word lines; ground wiring and a power supply wiring arranged on said word lines and said first and second intracell wiring through an insulating film; and first and second data lines arranged substantially parallel to each other on said ground wiring, and said power supply wiring through an insulating film.
Claim 6
Dependent Claim
189 words
A CMOS static memory including first and second driving transistors, first and second load transistors, and first and second switching transistors respectively arranged point symmetrical in a memory cell, comprising: first and second word lines serving as gate electrodes of said first and second switching transistors and arranged substantially parallel to each other; said first and second driver transistors and said first and second load transistors arranged between said substantially parallel word lines on a single substrate of said memory cell; said two load transistors, said two driver transistors, and said two word lines arranged point symmetrical in a linear fashion on a single substrate surface; first and second intracell wiring arranged substantially parallel to each other between said two word lines so as to be perpendicular to said word lines and on the same layer as said two word lines; ground wiring and a power supply wiring arranged on said word lines and said first and second intracell wiring through an insulating film; and first and second data lines arranged substantially parallel to each other on said ground wiring, and said power supply wiring through an insulating film.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-05-28 | 1999-11-27 | 2000-05-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-05-28 | 2003-11-27 | 2004-05-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-05-28 | 2007-11-27 | 2008-05-28 | $7700.00 | Window Closed / Lapsed |