US5517529A — UHF/L-Band monolithic direct digital receiver

Claim 1

Independent Claim 285 words

A monolithic direct digital high frequency receiver for receiving and processing a high frequency analog signal and deriving digitized samples, said receiver operating in a tuning frequency range centered at a center frequency and having a baseband frequency, a lower bandedge frequency and an upper bandedge frequency, said receiver comprising: a substrate; an analog-to-digital converter, mounted on said substrate, for digitally sampling at a first sample rate said high frequency analog signal; a heterodyning circuit, coupled to said analog-to-digital converter and mounted on said substrate, for mixing said digitally sampled signal with a mixing signal to form a mixed signal thereby shifting said center frequency of said tuning frequency range of said sampled signal to said baseband frequency; and means, coupled to said heterodyning circuit and mounted on said substrate, for decimation filtering and decimating said mixed signal by a second sample rate lower than said first sample rate; wherein the heterodyning circuit includes means for translating the digitally sampled signal into a complex signal having in-phase and quadrature-phase components, wherein the decimation filtering and decimating means includes means, coupled to the heterodyning circuit, for subsampling said complex signal to obtain a subsampled complex signal having a subsample rate lower than the first sample rate; means, coupled to said subsampling means, for second mixing said subsampled complex signal with a complex coarse tuning signal, said complex coarse tuning signal having an integer submultiple frequency of said subsample rate of said subsampled complex signal; and means, coupled to said means for second mixing said subsampled complex signal, for second subsampling said second mixed complex signal to obtain a second complex subsampled signal having a second sample rate and an output frequency equal to the baseband frequency.

Claim 2

Dependent Claim 285 words

A monolithic direct digital high frequency receiver for receiving and processing a high frequency analog signal and deriving digitized samples, said receiver operating in a tuning frequency range centered at a center frequency and having a baseband frequency, a lower bandedge frequency and an upper bandedge frequency, said receiver comprising: a substrate; an analog-to-digital converter, mounted on said substrate, for digitally sampling at a first sample rate said high frequency analog signal; a heterodyning circuit, coupled to said analog-to-digital converter and mounted on said substrate, for mixing said digitally sampled signal with a mixing signal to form a mixed signal thereby shifting said center frequency of said tuning frequency range of said sampled signal to said baseband frequency; and means, coupled to said heterodyning circuit and mounted on said substrate, for decimation filtering and decimating said mixed signal by a second sample rate lower than said first sample rate; wherein the heterodyning circuit includes means for translating the digitally sampled signal into a complex signal having in-phase and quadrature-phase components, wherein the decimation filtering and decimating means includes means, coupled to the heterodyning circuit, for subsampling said complex signal to obtain a subsampled complex signal having a subsample rate lower than the first sample rate; means, coupled to said subsampling means, for second mixing said subsampled complex signal with a complex coarse tuning signal, said complex coarse tuning signal having an integer submultiple frequency of said subsample rate of said subsampled complex signal; and means, coupled to said means for second mixing said subsampled complex signal, for second subsampling said second mixed complex signal to obtain a second complex subsampled signal having a second sample rate and an output frequency equal to the baseband frequency.

Claim 3

Dependent Claim 70 words

The monolithic direct digital high frequency receiver recited in claim 1, wherein the first sample rate is calculated such that: ##EQU5## wherein F sample equals the first sample rate, F lower equals the lower bandedge frequency of the tuning frequency range, F upper equals the upper bandedge frequency of the tuning frequency range, F center equals the center frequency of the tuning frequency range, and k equals a positive integer.

Claim 4

Dependent Claim 46 words

The monolithic direct digital high frequency receiver recited in claim 2, wherein the mixing signal has either a frequency of 1/4 the first sample rate if k is an odd integer, or a frequency of -1/4 the first sample rate if k is an even integer.

Claim 5

Dependent Claim 22 words

The monolithic direct digital high frequency receiver recited in claim 3, wherein F lower =1525 MHz, F upper =1571.576 MHz, and K=3.

Claim 6

Dependent Claim 62 words

The monolithic direct digital high frequency receiver recited in claim 3, wherein the subsample rate is equal to 1/8 of the first sample rate; wherein the second sample rate is equal to 1/4 of the subsample rate; and wherein the complex coarse tuning signal has a frequency equal to an integer multiple of 1/8 of the frequency of the subsampled complex signal.

Claim 7

Dependent Claim 52 words

The monolithic direct digital high frequency receiver recited in claim 1, wherein the mixing means has an input and an output; and wherein the subsampling means includes a cascaded integrator filter for integrating the mixed complex signal, said cascaded integrator filter having an input coupled to the heterodyning circuit and an output.

Claim 8

Dependent Claim 168 words

The monolithic direct digital high frequency receiver recited in claim 6, wherein the second subsampling means includes a second cascaded integrator filter for second integrating the second mixed complex signal, said second cascaded integrator filter having an input coupled the output of the mixing means and an output, a second integrator register for second reducing the reduced sample rate of said second integrated complex signal, said second integrator register having an input coupled to said output of said second cascaded integrator filter and an output, a second cascaded comb filter for second subtracting from the second reduced complex signal an increase in data resulting from second integrating the second mixed complex signal, said second cascade comb filter having an input coupled to said output of said second integrator register and an output, and a second comb register for second storing said second subtracted complex signal outputted from said second cascaded comb filter, said comb register having an input coupled to said output of said second cascaded comb filter.

Claim 9

Dependent Claim 118 words

The monolithic direct digital high frequency receiver recited in claim 1, wherein the heterodyning circuit includes means for translating the digitally sampled signal into a complex digital signal having in-phase and quadrature-phase samples and means for coarse tuning the complex digital signal; and wherein the decimation filtering and decimating means includes means, coupled to the heterodyning circuit, for subsampling said coarse tuned complex digital signal to obtain a subsampled complex signal having in-phase and quadrature-phase samples and having a subsample rate lower than the first sample rate, and a second heterodyning circuit, coupled to said subsampling means, for generating a real output signal having a frequency bandwidth offset from baseband by 1/4 or -1/4 of said subsample rate.

Claim 10

Dependent Claim 110 words

The monolithic direct digital high frequency receiver recited in claim 8, wherein the mixing signal includes in-phase and quadrature-phase components; and wherein the heterodyning circuit includes means for selecting from a cosine table said in-phase component of said missing signal and for mixing said in-phase component of said mixing signal with the in-phase component of the complex digital signal to obtain an in-phase mixed signal, and means for second mixing said quadrature-phase component of said mixing signal with the quadrature phase component of the complex digital signal, said quadrature-phase component of said mixing signal being selected from a sine table by said selecting means, to obtain a quadrature-phase mixed signal.

Claim 11

Dependent Claim 71 words

The monolithic direct digital high frequency receiver recited in claim 9, wherein said selecting means includes a register for storing a phase-shift value and means for accumulating and incrementing said phase-shift value, said phase-shift value being input to the cosine and sine tables to select the in-phase and quadrature-phase components, respectively, of the mixing signal, and wherein the mixing signal has an integer multiple frequency of 1/128 the first sample rate.

Claim 12

Dependent Claim 58 words

The monolithic direct digital high frequency receiver recited in claim 8, wherein the subsampling means includes an in-phase cascaded integrator filter and a quadrature-phase cascaded integrator filter for integrating the mixed complex signal; and an integrator register, coupled to said cascaded integrator filters, for reducing the sample rate of said integrated mixed complex signal to the subsample rate.

Claim 13

Dependent Claim 134 words

The monolithic direct digital high frequency receiver recited in claim 11, wherein the second heterodyning circuit includes a modulo-4 timing circuit for generating a selecting signal; a multiplexer, coupled to said integrator register, and responsive to said selecting signal, for alternately selecting the in-phase and quadrature-phase samples of the subsampled complex signal; A cascaded comb filter, coupled to said multiplexer, for subtracting from said alternately selected in-phase and quadrature-phase samples of the subsampled complex signal any increase in data caused by said in-phase and quadrature-phase cascaded integrator filters; means, coupled to said cascaded comb filter, for negating said subtracted alternately selected samples; and a second multiplexer, coupled to said cascaded comb filter and to said negating means, and responsive to said selecting signal, for selecting between said negated samples and said alternately selected samples.

Claim 14

Dependent Claim 46 words

The monolithic direct digital high frequency receiver recited in claim 12, wherein said cascaded comb filter has a plurality of filter stages, each of said plurality of filter stages having a plurality of comb cells, each of said plurality of comb cells having two delay registers.

Claim 15

Independent Claim 254 words

A method for receiving and processing a high frequency analog signal and deriving digitized samples using a monolithic direct digital high frequency receiver mounted on a substrate, said receiver operating in a tuning frequency range centered at a center frequency and having a baseband frequency, a lower bandedge frequency and an upper bandedge frequency, said method comprising the steps of: digitally sampling at a first sample rate, using an analog-to-digital converter mounted on said substrate, said high frequency analog signal; mixing, on said substrate, said digitally sampled signal with a mixing signal to form a mixed signal thereby shifting said center frequency of said tuning range of said digitally sampled signal to said baseband frequency; and decimation filtering and decimating, on said substrate, said mixed signal by a second sample rate lower than said first sample rate to obtain a baseband signal; wherein the mixing step includes translating the digitally sampled signal into a complex signal having in-phase and quadrature-phase components; and wherein the step of decimation filtering and decimating includes the following substeps: subsampling said complex signal to obtain a subsampled complex signal having a subsample rate lower than the first sample rate; second mixing said subsampled complex signal with a complex coarse tuning signal, said complex coarse tuning signal having an integer multiple frequency of said subsample rate of said subsampled complex signal; and second subsampling said second mixed complex signal to obtain a second subsampled complex signal having the second sample rate and an output frequency equal to the baseband frequency.

Claim 16

Independent Claim 254 words

A method for receiving and processing a high frequency analog signal and deriving digitized samples using a monolithic direct digital high frequency receiver mounted on a substrate, said receiver operating in a tuning frequency range centered at a center frequency and having a baseband frequency, a lower bandedge frequency and an upper bandedge frequency, said method comprising the steps of: digitally sampling at a first sample rate, using an analog-to-digital converter mounted on said substrate, said high frequency analog signal; mixing, on said substrate, said digitally sampled signal with a mixing signal to form a mixed signal thereby shifting said center frequency of said tuning range of said digitally sampled signal to said baseband frequency; and decimation filtering and decimating, on said substrate, said mixed signal by a second sample rate lower than said first sample rate to obtain a baseband signal; wherein the mixing step includes translating the digitally sampled signal into a complex signal having in-phase and quadrature-phase components; and wherein the step of decimation filtering and decimating includes the following substeps: subsampling said complex signal to obtain a subsampled complex signal having a subsample rate lower than the first sample rate; second mixing said subsampled complex signal with a complex coarse tuning signal, said complex coarse tuning signal having an integer multiple frequency of said subsample rate of said subsampled complex signal; and second subsampling said second mixed complex signal to obtain a second subsampled complex signal having the second sample rate and an output frequency equal to the baseband frequency.

Claim 17

Dependent Claim 65 words

The method recited in claim 14, wherein the first sample rate is calculated as follows: ##EQU6## wherein F sample equals the first sample rate, F lower equals the lower bandedge frequency of the tuning frequency range, F upper equals the upper bandedge frequency of the tuning frequency range, F center equals the center frequency of the tuning frequency range, and k equals a positive integer.

Claim 18

Dependent Claim 41 words

The method recited in claim 15, wherein the mixing signal has either a frequency of 1/4 the first sample rate if k is an odd integer, or a frequency of -1/4 the first sample rate if k is an even integer.

Claim 19

Dependent Claim 25 words

The method recited in claim 16, wherein the lower bandedge frequency equals 1525 MHz, the upper bandedge frequency equals 1571.576 MHz, and k equals 3.

Claim 20

Dependent Claim 57 words

The method recited in claim 17 wherein the subsample rate is equal to 1/8 of the first sample rate; wherein the second subsample rate is equal to 1/4 of the subsample rate; and wherein the complex coarse tuning signal has a frequency equal to an integer multiple of 1/8 of the frequency of the subsampled complex signal.

Claim 21

Dependent Claim 57 words

The method recited in claim 14, wherein the subsampling step includes the substeps of: cascade integrator filtering the mixed signal, rate reducing said cascade integrator filtered signal to obtain the subsample rate, cascade comb filtering said signal to remove any increase in data resulting from said cascade integrator filtering step, and storing said cascade comb filtered signal.

Claim 22

Dependent Claim 74 words

The method recited in claim 19, wherein the second subsampling step includes the substeps of: second cascade integrator filtering the second mixed complex signal, second rate reducing said second cascade integrator filtered complex signal to obtain the second sample rate, second cascade comb filtering said second rate reduced complex signal to remove any increase in data resulting from said second cascade integrator filtering step, and second storing said second cascade comb filtered complex signal.

Claim 23

Dependent Claim 90 words

The method recited in claim 14, wherein the mixing step includes the substep of translating the digitally sampled signal into a complex digital signal having in-phase and quadrature-phase samples; and wherein the decimation filtering and decimating step includes the substeps of subsampling the mixed complex digital signal to obtain a subsampled complex signal having in-phase and quadrature-phase samples and having a subsample rate lower than the first sample rate, and generating a real output signal having a frequency bandwidth offset from baseband by 1/4 or -1/4 of said subsample rate.

Claim 24

Dependent Claim 96 words

The method recited in claim 21, wherein the mixing signal includes in-phase and quadrature-phase components; and wherein the mixing step further includes the substeps of selecting from a cosine table said in-phase component of said mixing signal and mixing said selected in-phase component of said mixing signal with the in-phase component of the complex digital signal to obtain an in-phase mixed signal, and second selecting from a sine table said quadrature-phase component of said mixing signal and second mixing said selected quadrature-phase component of said mixing signal with the quadrature-phase component of the complex digital signal.

Claim 25

Dependent Claim 69 words

The method recited in claim 22, wherein the selecting step and the second selecting step include the substeps of storing a phase-shift value and accumulating and incrementing said phase-shift value, said phase-shift value being input to the cosine and sine tables to select the in-phase and quadrature-phase components, respectively of the mixing signal; and wherein the mixing signal has an integer multiple frequency of 1/128 the first sample rate.

Claim 26

Dependent Claim 38 words

The method recited in claim 21, wherein the subsampling step includes the substep of integrating the in-phase and quadrature-phase components of the mixed complex signal using an in-phase cascaded integrator filter and a quadrature-phase cascaded integrator filter, respectively.

Claim 27

Dependent Claim 67 words

The method recited in claim 21, wherein the generating step includes the substeps of: alternately selecting the in-phase and quadrature-phase samples of the subsampled complex signal; subtracting from said alternately selected in-phase and quadrature-phase samples of the subsampled complex signal and increase in data caused by the integrating step; negating said subtracted alternately selected samples; and selecting between said negated samples and said subtracted alternately selected samples.

Claim 28

Dependent Claim 35 words

The method recited in claim 25, further comprising generating a timing pulse; and wherein the subtracting step includes the substep of delaying by two of said timing pulses the subtracting of the increase in data.

Claim 29

Independent Claim 205 words

A system for receiving a high frequency analog signal and deriving digitized samples, said receiver operating in a tuning frequency range centered at a center frequency and having a lower bandedge frequency and an upper bandedge frequency, said system comprising: a bandpass filter for narrowing the bandwidth of said analog signal; a monolithic integrated circuit, operably connected to and for receiving a bandpass filter output, having an analog-to-digital converter, a heterodyning circuit, and a digital decimation filter, wherein said analog-to-digital converter includes means for digitally sampling at a sample rate said narrowed signal, wherein said heterodyning circuit includes means, coupled to said analog-to-digital converter, for mixing said digitally sampled signal with a mixing signal thereby shifting said center frequency of said tuning frequency range of said digitally sampled signal to form a mixed signal at said baseband frequency, and wherein said digital decimation filter includes means, coupled to said heterodyning circuit, for decimation filtering said mixed signal by a second sample rate lower than said sample rate to obtain a decimation filtered signal; and a fine tuning integrated circuit, operably connected to said monolithic integrated circuit, coupled to said decimation filtering means, for fine tuning said decimation filtered signal to derive said baseband digitized samples.

Claim 30

Independent Claim 205 words

A system for receiving a high frequency analog signal and deriving digitized samples, said receiver operating in a tuning frequency range centered at a center frequency and having a lower bandedge frequency and an upper bandedge frequency, said system comprising: a bandpass filter for narrowing the bandwidth of said analog signal; a monolithic integrated circuit, operably connected to and for receiving a bandpass filter output, having an analog-to-digital converter, a heterodyning circuit, and a digital decimation filter, wherein said analog-to-digital converter includes means for digitally sampling at a sample rate said narrowed signal, wherein said heterodyning circuit includes means, coupled to said analog-to-digital converter, for mixing said digitally sampled signal with a mixing signal thereby shifting said center frequency of said tuning frequency range of said digitally sampled signal to form a mixed signal at said baseband frequency, and wherein said digital decimation filter includes means, coupled to said heterodyning circuit, for decimation filtering said mixed signal by a second sample rate lower than said sample rate to obtain a decimation filtered signal; and a fine tuning integrated circuit, operably connected to said monolithic integrated circuit, coupled to said decimation filtering means, for fine tuning said decimation filtered signal to derive said baseband digitized samples.

Claim 31

Dependent Claim 97 words

The system recited in claim 27, wherein the decimation filtering means includes means, coupled to the heterodyning circuit, for subsampling the mixed signal to obtain a subsampled signal having a subsample rate lower than the first sample rate; means, coupled to said subsampling means, for second mixing said subsampled signal with a coarse tuning signal, said coarse tuning signal having an integer multiple frequency of said subsample rate of said subsampled signal; and means, coupled to said mixing means, for second subsampling said second mixed signal to obtain a second subsampled signal having the second sample rate.

Claim 32

Dependent Claim 113 words

The system recited in claim 27, wherein the heterodyning circuit includes means for translating the digitally sampled signal into a complex digital signal having in-phase and quadrature-phase samples and means for coarse tuning the complex digital signal; and wherein the decimation filtering and decimating means includes means, coupled to the heterodyning circuit, for subsampling said coarse tuned complex digital signal to obtain a subsampled complex signal having in-phase and quadrature-phase samples and having a subsample rate lower than the first sample rate, and a second heterodyning circuit, coupled to said subsampling means, for generating a real output signal having a frequency bandwidth offset from baseband by 1/4 or -1/4 of said subsample rate.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1999-05-14	1999-11-13	2000-05-14	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	2003-05-14	2003-11-13	2004-05-14	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2007-05-14	2007-11-13	2008-05-14	$7700.00	Window Closed / Lapsed

UHF/L-Band monolithic direct digital receiver

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag