← Back to Patent Explorer
US5504704A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor memory device

Assignee: Micron Memory Japan Ltd
•
Filing: 1991-10-29
•
Granted: 1996-04-02
•
Expires: 2011-10-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a DRAM which includes a memory cell consisting of one MOS transistor and one stacked capacitor, the node electrode of the capacitor is constituted of a stacked layer formed by alternately stacking a first conductor film and a second conductor film. As the first conductor film use is made of, for example, an n-type polycrystalline silicon film, and as the second conductor film use is made of, for example, an oxygen-rich n-type polycrystalline silicon film, or a silicide film of a high melting point metal. On the side faces of the node electrode, the edges of the first conductor films are at the positions that are more indented than the edges of the second conductor films. Because of the indentations, the surface area of the node electrode is increased so that a stacked capacitor with large capacitance can be realized even when the occupancy area of the capacitor is small. A node electrode with the above-mentioned structure can be formed by first anisotropically etching the stacked film, then by isotropically etching the film. This formation process is succinct, and the manufacturing process is also easy to handle.

Inventors

  • 👤 Natsuki Sato
  • 👤 Takanori Saeki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 03:36
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10B12/31; H10B12/318; H10B12/01; H10B12/02; H10B12/03; H10B12/033

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 91 words
In a dynamic random access memory, a semiconductor memory device comprising: a node diffused layer formed by the diffusion of an impurity into a semiconductor substrate; a node electrode, connected to said node diffused layer, including a stacked film structure of alternating layers of a first, n-type polycrystalline silicon conductor film and a second conductor film, wherein end parts of said first conductor film layers are more indented than the end parts of said second conductor film layers and wherein said second conductor film is an oxygen-rich n-type polycrystalline silicon film.
Claim 2
Dependent Claim 91 words
In a dynamic random access memory, a semiconductor memory device comprising: a node diffused layer formed by the diffusion of an impurity into a semiconductor substrate; a node electrode, connected to said node diffused layer, including a stacked film structure of alternating layers of a first, n-type polycrystalline silicon conductor film and a second conductor film, wherein end parts of said first conductor film layers are more indented than the end parts of said second conductor film layers and wherein said second conductor film is an oxygen-rich n-type polycrystalline silicon film.
Claim 3
Dependent Claim 94 words
In a dynamic random access memory, a semiconductor memory device comprising: a node diffused layer formed by the diffusion of an impurity into a semiconductor substrate; a node electrode, connected to said node diffused layer, including a stacked film structure of alternating layers of a first, n-type polycrystalline silicon conductor film and a second conductor film, wherein end parts of said first conductor film layers are more indented than the end parts of said second conductor film layers and wherein said second conductor film is a silicide film of a high melting point metal.
Claim 4
Dependent Claim 94 words
In a dynamic random access memory, a semiconductor memory device comprising: a node diffused layer formed by the diffusion of an impurity into a semiconductor substrate; a node electrode, connected to said node diffused layer, including a stacked film structure of alternating layers of a first, n-type polycrystalline silicon conductor film and a second conductor film, wherein end parts of said first conductor film layers are more indented than the end parts of said second conductor film layers and wherein said second conductor film is a silicide film of a high melting point metal.
Claim 5
Dependent Claim 24 words
A semiconductor memory device as claimed in claim 2, wherein a bottom layer of said node electrode is formed of said first conductor film.
Claim 6
Dependent Claim 24 words
A semiconductor memory device as claimed in claim 3, wherein a top layer of said node electrode is formed of said second conductor film.
Claim 7
Dependent Claim 122 words
A semiconductor memory device including a plurality of memory cells, each of said memory cells comprising a transistor and a capacitor connected to said transistor, said capacitor including a node electrode and a dielectric film formed on said node electrode, said node electrode having a first conductive film, a second conductive film stacked on said first conductive film with a peripheral edge thereof projecting from a peripheral edge of said first conductive film and a third conductive film stacked on said second conductive film with a peripheral edge thereof indented more than the peripheral edge of said second conductive film, each of said first and second conductive film comprising a polysilicon film, and said second conductive film comprising an oxygen-rich polysilicon film.
Claim 8
Dependent Claim 122 words
A semiconductor memory device including a plurality of memory cells, each of said memory cells comprising a transistor and a capacitor connected to said transistor, said capacitor including a node electrode and a dielectric film formed on said node electrode, said node electrode having a first conductive film, a second conductive film stacked on said first conductive film with a peripheral edge thereof projecting from a peripheral edge of said first conductive film and a third conductive film stacked on said second conductive film with a peripheral edge thereof indented more than the peripheral edge of said second conductive film, each of said first and second conductive film comprising a polysilicon film, and said second conductive film comprising an oxygen-rich polysilicon film.
Claim 9
Dependent Claim 21 words
The memory device as claimed in claim 5, wherein each of first, second and third conductive films is of an N-type.
Claim 10
Dependent Claim 122 words
A semiconductor memory device including a plurality of memory cells, each of said memory cells comprising a transistor and a capacitor connected to said transistor, said capacitor including a node electrode and a dielectric film formed on said node electrode, said node electrode having a first conductive film, a second conductive film stacked on said first conductive film with a peripheral edge thereof indented more than a peripheral edge of said first conductive film and a third conductive film stacked on said second conductive film with a peripheral edge thereof projecting from the peripheral edge of said second conductive film, each of said first and third conductive films comprising an oxygen-rich polysilicon film, and said second conductive film comprising a polysilicon film.
Claim 11
Dependent Claim 122 words
A semiconductor memory device including a plurality of memory cells, each of said memory cells comprising a transistor and a capacitor connected to said transistor, said capacitor including a node electrode and a dielectric film formed on said node electrode, said node electrode having a first conductive film, a second conductive film stacked on said first conductive film with a peripheral edge thereof indented more than a peripheral edge of said first conductive film and a third conductive film stacked on said second conductive film with a peripheral edge thereof projecting from the peripheral edge of said second conductive film, each of said first and third conductive films comprising an oxygen-rich polysilicon film, and said second conductive film comprising a polysilicon film.
Claim 12
Dependent Claim 22 words
The memory device as claimed in claim 5, wherein each of said first, second and third conductive films is of an N-type.

References Cited (Backward Citations)

EP0295709A2 Cited
EP0297709A2 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-04-02 1999-10-02 2000-04-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-04-02 2003-10-02 2004-04-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-04-02 2007-10-02 2008-04-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag