US5504027A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for fabricating semiconductor memory devices
Assignee: SK Hynix Inc
•
Filing: 1995-04-14
•
Granted: 1996-04-02
•
Expires: 2015-04-14
Abstract
Abstract A method for fabricating a semiconductor memory device including a matrix of memory cells each constituted by one transistor and one capacitor and capable of obtaining a large capacitance for achieving a high integration and yet maintaining superior characteristics of its elements. The method includes the steps of: (a) forming a transistor gate electrode in a portion of an insulating layer formed over a semiconductor substrate, in a buried manner; (b) forming a trench in the semiconductor substrate through a portion of the insulating layer; and (c) forming a transistor channel region, a source, a drain and a capacitor storage node, as a single layer, over a region defined over a transistor gate electrode-buried portion of the insulating layer and a region defined in the trench. Thereby a source, a drain and a gate channel of each transistor and a capacitor storage node are formed by a single layer. With this structure, a minimum information transmitting path is obtained, thereby enabling the overall structure and the fabrication therefor to be simplified. Furthermore, this method makes it easy to form an active region where elements are formed, without using an element isolation process, and thus overall fabrication becomes simplified.
Inventors
- 👤 Jae S. Jeong
- 👤 Min H. Park
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 22:49
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/038; H10B12/30; H10B12/37; H10B12/377; H10D; H10D86/00; H10D86/201
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
107 words
A method for fabricating a semiconductor memory device including a matrix of memory cells each constituted by one transistor and one capacitor, comprising the steps of: (a) forming a transistor gate electrode in a portion of an insulating layer formed over a semiconductor substrate, in a buried manner; (b) forming a trench in said semiconductor substrate through a portion of said insulating layer; and (c) forming a transistor channel region, a source, a drain and a capacitor storage node, in the form of a single layer, over a region defined over a transistor gate electrode-buried portion of the insulating layer and a region defined in said trench.
Claim 2
Independent Claim
107 words
A method for fabricating a semiconductor memory device including a matrix of memory cells each constituted by one transistor and one capacitor, comprising the steps of: (a) forming a transistor gate electrode in a portion of an insulating layer formed over a semiconductor substrate, in a buried manner; (b) forming a trench in said semiconductor substrate through a portion of said insulating layer; and (c) forming a transistor channel region, a source, a drain and a capacitor storage node, in the form of a single layer, over a region defined over a transistor gate electrode-buried portion of the insulating layer and a region defined in said trench.
Claim 3
Dependent Claim
28 words
A method in accordance with claim 1, wherein said semiconductor substrate includes a high concentration substrate region and an epitaxial layer formed over said high concentration substrate region.
Claim 4
Dependent Claim
70 words
A method in accordance with claim 1, wherein said step (c) comprises the steps of: forming a dielectric film over said region defined over said transistor gate electrode-buried portion of the insulating layer and said region defined in said trench; forming a semiconductor layer over said dielectric film; and doping an impurity in said semiconductor layer except for a region of the semiconductor layer disposed over said transistor gate electrode.
Claim 5
Dependent Claim
23 words
A method in accordance with claim 3, wherein said semiconductor layer region disposed over said transistor gate electrode is said transistor channel region.
Claim 6
Dependent Claim
32 words
A method in accordance with claim 3, wherein impurity-doped regions of said semiconductor layer disposed at both sides of said transistor channel region are said source and said drain of said transistor.
Claim 7
Dependent Claim
26 words
A method in accordance with claim 3, wherein said capacitor storage node is formed in an impurity-doped portion of said semiconductor layer formed in said trench.
Claim 8
Dependent Claim
26 words
A method in accordance with claim 3, wherein said capacitor storage node and said source are formed in the same impurity-doped portion of said semiconductor layer.
Claim 9
Dependent Claim
29 words
A method in accordance with claim 1, further comprising the step of forming a capacitor plate electrode over said capacitor storage node with a dielectric film being interposed therebetween.
Claim 10
Independent Claim
233 words
A method for fabricating a semiconductor memory device, comprising the steps of: forming an spitaxial layer of a first conductivity type over a high concentration substrate region of the first conductivity type; forming an insulating layer over said spitaxial layer; removing a portion of said insulating layer by use of an anisotropic etching process, thereby forming a transistor gate electrode region; burying a conductive material in said gate electrode region of the insulating layer, thereby forming a transistor gate electrode; forming a trench in respective portions of the insulating layer, the epitaxial layer and the high concentration substrate region; forming a first dielectric film over the entire exposed surface of the resulting structure after the formation of said trench; forming a semiconductor layer of a second conductivity type over said first dielectric film; doping an impurity in said semiconductor layer except for a region of the semiconductor layer disposed over said transistor gate electrode, thereby forming a transistor source region, a transistor drain region, and a capacitor storage node; patterning the semiconductor layer, thereby forming a pattern and defining an active region; forming a second dielectric film over the entire patterned surface of the semiconductor layer; and forming a conductive layer over the entire exposed surface of the resulting structure after the formation of said second dielectric film and patterning said conductive layer, thereby forming a pattern and defining a capacitor plate electrode.
Claim 11
Independent Claim
233 words
A method for fabricating a semiconductor memory device, comprising the steps of: forming an spitaxial layer of a first conductivity type over a high concentration substrate region of the first conductivity type; forming an insulating layer over said spitaxial layer; removing a portion of said insulating layer by use of an anisotropic etching process, thereby forming a transistor gate electrode region; burying a conductive material in said gate electrode region of the insulating layer, thereby forming a transistor gate electrode; forming a trench in respective portions of the insulating layer, the epitaxial layer and the high concentration substrate region; forming a first dielectric film over the entire exposed surface of the resulting structure after the formation of said trench; forming a semiconductor layer of a second conductivity type over said first dielectric film; doping an impurity in said semiconductor layer except for a region of the semiconductor layer disposed over said transistor gate electrode, thereby forming a transistor source region, a transistor drain region, and a capacitor storage node; patterning the semiconductor layer, thereby forming a pattern and defining an active region; forming a second dielectric film over the entire patterned surface of the semiconductor layer; and forming a conductive layer over the entire exposed surface of the resulting structure after the formation of said second dielectric film and patterning said conductive layer, thereby forming a pattern and defining a capacitor plate electrode.
Claim 12
Dependent Claim
49 words
A method in accordance with claim 9, wherein at said step of anisotropically etching said portion of the insulating layer to form-said transistor gate electrode region, the insulating layer portion is completely etched so that a surface of said epitaxial layer disposed beneath the insulating layer portion is exposed.
Claim 13
Dependent Claim
40 words
A method in accordance with claim 9, wherein at said step of anisotropically etching said portion of the insulatlng layer to form said transistor gate electrode region, the insulating layer portion is etched so that a thickness thereof is left.
Claim 14
Dependent Claim
31 words
A method in accordance with claim 10, further comprising the step of forming a thin oxide film over said spitaxial layer surface exposed after the anisotropic etching of said insulating layer.
Claim 15
Dependent Claim
22 words
A method in accordance with claim 9, wherein said insulating layer is comprised of a single layered film or a multilayered film.
Claim 16
Dependent Claim
15 words
A method in accordance with claim 13, wherein said insulating layer is an oxide film.
Claim 17
Dependent Claim
28 words
A method in accordance with claim 9, wherein said insulating layer is formed by depositing an impurity-doped oxide film or a doped polysilicon film over an oxide film.
Claim 18
Dependent Claim
40 words
A method in accordance with claim 9, wherein said gate electrode is formed by depositing a doped polysilicon layer over a portion of said insulating layer formed at said gate electrode region and then etching back said doped polysilicon layer.
Claim 19
Dependent Claim
20 words
A method in accordance with claim 9, wherein said semiconductor layer of the second conductivity type is made of polysilicon.
Claim 20
Dependent Claim
38 words
A method in accordance with claim 9, wherein said step of doping said impurity in said semiconductor layer of the second conductivity type is achieved by use of one of an ion implantation process and a diffusion process.
Claim 21
Dependent Claim
84 words
A method in accordance with claim 9, further comprising: forming an insulating layer over the entire exposed surface of the resulting structure after the formation of said capacitor plate electrode; selectively etching a portion of said insulating layer, thereby forming a contact hole for exposing said drain region; and depositing a conductive material over the entire surface of the insulating layer and patterning said conductive material, thereby forming a pattern and forming a bit line connected to the drain region through said contact hole.
Claim 22
Dependent Claim
27 words
A method in accordance with claim 19, wherein said bit line is made of a material selected from the group consisting of doped polysilicon, polycide, and aluminum.
References Cited (Backward Citations)
US4824793A
Cited
US5102817A
Cited
US5043778A
Cited
US5017504A
Cited
US5096845A
Cited
US5187566A
Cited
US5079605A
Cited
US5144390A
Cited
US5027172A
Cited
US5162250A
Cited
US5286663A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-04-02 | 1999-10-02 | 2000-04-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-04-02 | 2003-10-02 | 2004-04-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-04-02 | 2007-10-02 | 2008-04-02 | $7700.00 | Window Closed / Lapsed |