Patent US3196143A successfully refreshed from Google Patents.
US5500601A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Device for detecting the logic state of a memory cell
Assignee: STMicroelectronics SA
•
Filing: 1992-02-21
•
Granted: 1996-03-19
•
Expires: 2012-02-21
Abstract
Abstract The invention is a device to detect the logic state of a component whose impedance depends on this state, the device including means to generate a current and a measurement voltage so that the current consumption remains constant during cell detection regardless of the state detected, the device also including means to detect the logic state of the component.
Inventors
- 👤 Mathieu Lisart
- 👤 Richard Fournel
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 23:24
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/26; G11C16/28; G01; G01D; G01D5/00; G01D5/12; G01D5/14; G01D5/16; G01D5/18; G06; G06F; G06F21/00; G06F21/70; G06F21/71; G06F21/75; G06F21/755; G06F2207/00; G06F2207/72; G06F2207/7219
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
175 words
A device to detect the logic state of a memory cell whose impedance varies depending on whether its logic state is a programmed or erased state, the device including: current generation means to maintain the current consumption of the device constant regardless of the state of the memory cell, voltage generation means to generate a measurement voltage proportional to the current consumed by the memory cell, and measurement means to measure said voltage, wherein the measurement means include means to generate a reference voltage and comparison means to compare the voltage to be measured with the reference voltage, wherein the voltage generation means include a first resistor and the comparison means include a differential amplifier in which the voltage across the terminals of the first resistor are applied to one amplifier input and the voltage across the terminals of the second resistor are applied to the second amplifier input, the amplifier output having a signal which changes from one logic state to the complementary logic state depending on the logic state of the memory cell.
Claim 2
Independent Claim
175 words
A device to detect the logic state of a memory cell whose impedance varies depending on whether its logic state is a programmed or erased state, the device including: current generation means to maintain the current consumption of the device constant regardless of the state of the memory cell, voltage generation means to generate a measurement voltage proportional to the current consumed by the memory cell, and measurement means to measure said voltage, wherein the measurement means include means to generate a reference voltage and comparison means to compare the voltage to be measured with the reference voltage, wherein the voltage generation means include a first resistor and the comparison means include a differential amplifier in which the voltage across the terminals of the first resistor are applied to one amplifier input and the voltage across the terminals of the second resistor are applied to the second amplifier input, the amplifier output having a signal which changes from one logic state to the complementary logic state depending on the logic state of the memory cell.
Claim 3
Dependent Claim
33 words
A device as described in claim 1 in which the current generation means include a current source connected to the voltage generation means, these means being connected in parallel with the memory cell.
Claim 4
Dependent Claim
17 words
A device as described in claim 1, in which the voltage generation means include a first resistor.
Claim 5
Dependent Claim
25 words
A device as described in claim 1, in which the means to generate a reference voltage include a current source connected to a second resistor.
Claim 6
Dependent Claim
16 words
A device as described in claim 1, in which the current sources are constant current sources.
Claim 7
Dependent Claim
33 words
A device as described in claim 1, in which this device is connected to all cells in a memory, each cell being selected in succession to read the cells one after the other.
Claim 8
Dependent Claim
202 words
A circuit for use on a memory device having a plurality of programmable memory cells, each cell having an impedance state which is high or low depending on whether it is programmed, comprising: a first constant current source; a first load device, wherein the first load device generates a sensed voltage proportional to a current flowing therethrough; means for connecting a memory cell in parallel with the first load device, the parallel combination being connected in series with the first constant current source, wherein the current generated by the first constant current source flows primarily through the cell when the cell is in a low impedance state, and primarily through the first load device when the cell is in a high impedance state; means for generating a reference voltage, such means drawing a constant current; and comparison means for comparing the reference voltage with the sensed voltage and for generating an output signal indicating which voltage is greater; wherein the current supplied to the circuit is constant regardless of the impedance state of a memory cell attached to it, whereby the impedance state of the attached cell cannot be determined from measuring the current level supplied to the circuit by a supply.
Claim 9
Dependent Claim
202 words
A circuit for use on a memory device having a plurality of programmable memory cells, each cell having an impedance state which is high or low depending on whether it is programmed, comprising: a first constant current source; a first load device, wherein the first load device generates a sensed voltage proportional to a current flowing therethrough; means for connecting a memory cell in parallel with the first load device, the parallel combination being connected in series with the first constant current source, wherein the current generated by the first constant current source flows primarily through the cell when the cell is in a low impedance state, and primarily through the first load device when the cell is in a high impedance state; means for generating a reference voltage, such means drawing a constant current; and comparison means for comparing the reference voltage with the sensed voltage and for generating an output signal indicating which voltage is greater; wherein the current supplied to the circuit is constant regardless of the impedance state of a memory cell attached to it, whereby the impedance state of the attached cell cannot be determined from measuring the current level supplied to the circuit by a supply.
Claim 10
Dependent Claim
25 words
The circuit of claim 7, wherein the means for generating a reference voltage comprises a second constant current source in series with a resistive load.
Claim 11
Dependent Claim
13 words
The circuit of claim 7, wherein the comparison means comprises a voltage comparator.
Claim 12
Dependent Claim
13 words
The circuit of claim 7, wherein the first load device comprises a resistor.
Claim 13
Dependent Claim
50 words
The circuit of claim 7, wherein the means for connecting a memory cell in parallel with the first load device further comprises means for sequentially connecting a plurality of memory cells in parallel with the first load device for sequentially sensing the impedance state of such plurality of memory cells.
References Cited (Backward Citations)
FR1465485A
Cited
US4136292A
Cited
US4519076A
Cited
US4720671A
Cited
DE3634052A1
Cited
US4774692A
Cited
JPH0245559A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-03-19 | 1999-09-18 | 2000-03-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-03-19 | 2003-09-18 | 2004-03-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-03-19 | 2007-09-18 | 2008-03-19 | $7700.00 | Window Closed / Lapsed |