← Back to Patent Explorer
US5499252A Expired / Lapsed US ⏱️ 0.0 years remaining

CD-ROM decoder having means for reading selected data from a CD into a memory

Assignee: Sanyo Electric Co Ltd
•
Filing: 1993-11-10
•
Granted: 1996-03-12
•
Expires: 2013-11-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A CD-ROM decoder comprising a DSP interface, an error correcting portion or a RAM access portion, a host interface, and a subcode reading portion. A control microcomputer and a buffer RAM are connected to the CD-ROM decoder. The DSP interface subjects CD-ROM data to a descrambling processing and writes it into the buffer RAM. After code errors of the CD-ROM data written into the buffer RAM are corrected, the CD-ROM data is output from the host interface to a host computer. The subcode reading portion reads subcode data for 98 frames and writes it into the buffer RAM. The subcode data is output from the host interface to the host computer. The subcode data is transferred not through the control microcomputer but directly to the host computer. Alternatively, the RAM access portion reads selected CD-ROM data from the host interface into the buffer RAM. As a result, the load applied to the control microcomputer for controlling the operation of the CD-ROM decoder is reduced.

Inventors

  • 👤 Tomofumi Watanabe

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 11:14
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/18; G11B20/1833; G11B27/00; G11B27/10; G11B27/102; G11B27/105; G11B27/19; G11B27/28; G11B27/30; G11B27/3027; G11B27/3063; G11B2220/00; G11B2220/20; G11B2220/21; G11B2220/213; G11B2220/25; G11B2220/2537; G11B2220/2545

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 170 words
A CD-ROM decoder for receiving digital data which has been subjected to signal processing by a digital signal processor in accordance with a predetermined format, correcting code errors of said digital data, and supplying the corrected data to a host computer, said CD-ROM decoder comprising: an input interface means for receiving ROM data from said digital signal processor and writing said ROM data into a memory; a subcode reading means for receiving subcode data from said digital signal processor and writing said subcode data to the memory; an error correcting means for reading from the memory said ROM data which is written by said input interface means, detecting and correcting code errors of said ROM data, and writing said ROM data into the memory; and an output interface means for reading from said memory said ROM data which is written by said error correcting means and said subcode data which is written by said subcode reading means, and supplying said ROM data and said subcode data to the host computer.
Claim 2
Dependent Claim 170 words
A CD-ROM decoder for receiving digital data which has been subjected to signal processing by a digital signal processor in accordance with a predetermined format, correcting code errors of said digital data, and supplying the corrected data to a host computer, said CD-ROM decoder comprising: an input interface means for receiving ROM data from said digital signal processor and writing said ROM data into a memory; a subcode reading means for receiving subcode data from said digital signal processor and writing said subcode data to the memory; an error correcting means for reading from the memory said ROM data which is written by said input interface means, detecting and correcting code errors of said ROM data, and writing said ROM data into the memory; and an output interface means for reading from said memory said ROM data which is written by said error correcting means and said subcode data which is written by said subcode reading means, and supplying said ROM data and said subcode data to the host computer.
Claim 3
Dependent Claim 32 words
A CD-ROM decoder according to claim 1, wherein the addresses of the storage region of the memory means are divided so as to simultaneously store said ROM data and said subcode data.
Claim 4
Dependent Claim 32 words
A CD-ROM decoder according to claim 1, wherein the memory is used as a time-sharing memory so as to store either of said ROM data or said subcode data at a time.
Claim 5
Dependent Claim 163 words
A CD-ROM decoder for receiving digital data which has been subjected to signal processing by a digital signal processor in accordance with a predetermined format, correcting code errors of said digital data, and supplying the corrected data to a host computer, said CD-ROM decoder comprising: an input interface means for receiving ROM data from said digital signal processor and writing said ROM data into a memory; an error correcting means for reading from the memory said ROM data which is written by said input interface means, detecting and correcting code errors of said ROM data, and writing said ROM data into the memory means; an output interface means for reading from the memory said ROM data which is written by said error correcting means, and supplying said ROM data to the host computer; and a memory access means for receiving a part of said ROM data which is output from said output interface means and writing the received data into the memory means.
Claim 6
Dependent Claim 163 words
A CD-ROM decoder for receiving digital data which has been subjected to signal processing by a digital signal processor in accordance with a predetermined format, correcting code errors of said digital data, and supplying the corrected data to a host computer, said CD-ROM decoder comprising: an input interface means for receiving ROM data from said digital signal processor and writing said ROM data into a memory; an error correcting means for reading from the memory said ROM data which is written by said input interface means, detecting and correcting code errors of said ROM data, and writing said ROM data into the memory means; an output interface means for reading from the memory said ROM data which is written by said error correcting means, and supplying said ROM data to the host computer; and a memory access means for receiving a part of said ROM data which is output from said output interface means and writing the received data into the memory means.

References Cited (Backward Citations)

US4587643A Cited
US4631714A Cited
US4802152A Cited
US4932018A Cited
US4944323A Cited
US5282186A Cited
US5159143A Cited
US5245600A Cited
US5220551A Cited
US5224081A Cited
US5359582A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-03-12 1999-09-11 2000-03-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-03-12 2003-09-11 2004-03-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-03-12 2007-09-11 2008-03-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag