US5495382A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Contents addressable memory
Assignee: Microchip Technology Caldicot Ltd
•
Filing: 1994-04-26
•
Granted: 1996-02-27
•
Expires: 2014-04-26
Abstract
Abstract A contents addressable memory comprising an array of contents addressable memory cells arranged in rows and columns, each row of the array having a respective case between address bit values of a data word or words to be retrieved from the memory and bit values held by the cells of the respective row, and a chain of cells associated one with each match line to indicate which, if there are more than one, of the match lines indicating a match is of the highest priority.
Inventors
- 👤 Richard Albon
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 06:31
CPC Classifications
G; G11; G11C; G11C15/00; G11C15/04
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
163 words
A contents addressable memory, comprising: an array of memory cells arranged in rows and columns, means for applying address bit values to respective columns of said memory cells for comparison with bit values held by said cells, each row having a respective match line circuit means associated therewith for indicting a match or a mis-match between said applied address bit values and the bit values held by said row, a priority encoder means for determining which of a plurality of said match line circuit means indicating matches along the respective rows has the highest priority, said priority encoder means including a plurality of transmission gates associated one with each match line circuit means, means for connecting said transmission gates in series with one another in a series path, respective latch means for enabling operation of each said transmission gate, and means operative for biasing off those transmission gates associated with said match line circuit means in respect of which a match is indicated.
Claim 2
Dependent Claim
163 words
A contents addressable memory, comprising: an array of memory cells arranged in rows and columns, means for applying address bit values to respective columns of said memory cells for comparison with bit values held by said cells, each row having a respective match line circuit means associated therewith for indicting a match or a mis-match between said applied address bit values and the bit values held by said row, a priority encoder means for determining which of a plurality of said match line circuit means indicating matches along the respective rows has the highest priority, said priority encoder means including a plurality of transmission gates associated one with each match line circuit means, means for connecting said transmission gates in series with one another in a series path, respective latch means for enabling operation of each said transmission gate, and means operative for biasing off those transmission gates associated with said match line circuit means in respect of which a match is indicated.
Claim 3
Dependent Claim
34 words
The contents addressable memory in accordance with claim 1, wherein said transmission gates are initially all biased on, and wherein said series path is arranged to be connected to a point of reference potential.
Claim 4
Dependent Claim
32 words
The contents addressable memory in accordance with claim 2, wherein said latch means is arranged to enable operation of the respective transmission gates in dependence upon the potential on said series path.
Claim 5
Dependent Claim
57 words
The contents addressable memory in accordance with claim 1, wherein there are provided, in respect of each of said transmission gates, means responsive to a connection to a point of reference potential and to an indication of a match for detecting the match occurring along said series path that is closest to said point of reference potential.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-02-26 | 1999-08-28 | 2000-02-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-02-26 | 2003-08-28 | 2004-02-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-02-26 | 2007-08-28 | 2008-02-27 | $7700.00 | Window Closed / Lapsed |