← Back to Patent Explorer
US5486776A Expired / Lapsed US ⏱️ 0.0 years remaining

Antifuse-based programmable logic circuit

Assignee: Xilinx Inc
•
Filing: 1994-09-29
•
Granted: 1996-01-23
•
Expires: 2014-09-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A programmable interconnect is provided that includes a first plurality of lines, a second plurality of lines, and means for connecting one of the first plurality of lines to one of the second plurality of lines, wherein the means for connecting includes an antifuse and a diode. The diode in this configuration performs the equivalent logical function as an AND gate. Programing the antifuse determines the diode-AND gate function performed. In this manner, a programmable interconnect array in accordance with the present invention, formed using standard fabrication processes, provides an area-efficient implementation of a wide AND functionality.

Inventors

  • 👤 David Chiang

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 08:07
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/49; H10W20/491; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17704

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 77 words
A programmable logic circuit comprising: a first plurality of lines; a second plurality of lines; means for connecting at least one of said first plurality of lines to at least one of said second plurality of lines, wherein said means for connecting includes an antifuse and a diode connected in series, wherein said antifuse is formed over a diffusion area in a well area, and said diode is formed from said diffusion area and said well area.
Claim 2
Dependent Claim 77 words
A programmable logic circuit comprising: a first plurality of lines; a second plurality of lines; means for connecting at least one of said first plurality of lines to at least one of said second plurality of lines, wherein said means for connecting includes an antifuse and a diode connected in series, wherein said antifuse is formed over a diffusion area in a well area, and said diode is formed from said diffusion area and said well area.
Claim 3
Dependent Claim 34 words
The programmable interconnect of claim 1 wherein the anode of said diode is coupled to said antifuse and the cathode of said diode is coupled to said one of said first plurality of lines.
Claim 4
Dependent Claim 21 words
The programmable interconnect of claim 2 wherein said antifuse is further coupled to said one of said second plurality of lines.
Claim 5
Dependent Claim 20 words
The programmable interconnect of claim 3 further comprising a resistance coupled to said one of said second plurality of lines.
Claim 6
Dependent Claim 15 words
The programmable interconnect of claim 4 further comprising a voltage source coupled to said resistance.
Claim 7
Independent Claim 60 words
A method for providing a wide fan-in functionality comprising the steps of: interconnecting two sets of conductive lines with programmable means, wherein said programmable means includes a diode and an antifuse connected in series, wherein said antifuse is formed over a diffusion area in a well area, and said diode is formed from said diffusion area and said well area.
Claim 8
Independent Claim 60 words
A method for providing a wide fan-in functionality comprising the steps of: interconnecting two sets of conductive lines with programmable means, wherein said programmable means includes a diode and an antifuse connected in series, wherein said antifuse is formed over a diffusion area in a well area, and said diode is formed from said diffusion area and said well area.

References Cited (Backward Citations)

US4229757A Cited
US4783763A Cited
US5311039A Cited
US5233206A Cited
US5410163A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-01-22 1999-07-24 2000-01-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-01-22 2003-07-24 2004-01-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-01-22 2007-07-24 2008-01-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag