← Back to Patent Explorer
US5485429A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor memory device with refresh timer circuit

Assignee: Toshiba Corp
•
Filing: 1994-10-21
•
Granted: 1996-01-16
•
Expires: 2014-10-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor memory device has a dynamic memory element constructed of a capacitor and a transistor; and a refresh timer circuit for automatically recharging the dynamic memory element at periodic time intervals corresponding to an electric charge holding time of the dynamic memory element which changes in accordance with an ambient temperature. Since the refresh timer circuit includes a current bias circuit for varying an electric current in accordance with the ambient temperature and an oscillation circuit for oscillating at a frequency corresponding to the electric current of the current bias circuit, the refresh cycle time changes in response to ambient temperature changes, thus reducing the requisite current capacity of the memory device power supply.

Inventors

  • 👤 Yoshitaka Ono

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 23:43
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/406

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 144 words
A semiconductor memory device comprising: a dynamic memory element including a capacitor and a transistor; a refresh timer circuit for recharging said dynamic memory element at periodic time intervals corresponding to an electric charge holding time of the dynamic memory element, which varies in accordance with ambient temperature, wherein the refresh timer circuit includes: a current bias circuit for varying an electric current in accordance with changing ambient temperature, said current bias circuit having a resistance component constructed by connecting in parallel a first resistance element exhibiting a resistance value variation that is 10 times or above between 0° C. and 100° C. and a second resistance element exhibiting a resistance value variation that is 10 times or under between 0° C. and 100° C.; and an oscillation circuit for oscillating at a frequency corresponding to the electric current of the current bias circuit.
Claim 2
Dependent Claim 144 words
A semiconductor memory device comprising: a dynamic memory element including a capacitor and a transistor; a refresh timer circuit for recharging said dynamic memory element at periodic time intervals corresponding to an electric charge holding time of the dynamic memory element, which varies in accordance with ambient temperature, wherein the refresh timer circuit includes: a current bias circuit for varying an electric current in accordance with changing ambient temperature, said current bias circuit having a resistance component constructed by connecting in parallel a first resistance element exhibiting a resistance value variation that is 10 times or above between 0° C. and 100° C. and a second resistance element exhibiting a resistance value variation that is 10 times or under between 0° C. and 100° C.; and an oscillation circuit for oscillating at a frequency corresponding to the electric current of the current bias circuit.
Claim 3
Dependent Claim 56 words
A semiconductor memory device according to claim 1, wherein the current bias circuit further includes a P channel transistor and an N channel transistor connected in series via the resistance component, whereby different electric currents flow through the P and N channel transistors due to the resistance value variations of the first and second resistance elements.

References Cited (Backward Citations)

JPH02246088A Cited
US5321661A Cited
US5375093A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-01-15 1999-07-17 2000-01-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-01-15 2003-07-17 2004-01-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-01-15 2007-07-17 2008-01-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag