Method and apparatus for backup in a multi-memory device

Claim 2

A multi-memory apparatus which includes plural identical memory units each of which operates in either a master mode, wherein said memory unit functions as a master memory, or a backup mode, wherein said memory units function as backup memories, connected to a system bus, each said memory unit comprising: (A) a refresh request means for issuing a memory-refresh request, the refresh request means coupled a bus clock on said system bus and coupled to a trigger from said master memory, and the refresh request means is responsive to said bus clock on said system bus while said memory unit is in said master mode, and responsive to said trigger from said master memory while said memory unit is in said backup mode; (B) a bus control means having a mode input for responding to said system bus while said memory unit is in said master mode, and the bus control means further for prohibiting a response to said system bus while said memory unit is in said backup mode; and (C) a bus-response control means for detecting an error in said master memory, and the bus response control means for indicating on the mode input of the bus control means that said memory unit is in one of said master mode or said backup mode when the error in said master memory is detected.

Claim 3

A multi-memory apparatus according to claim 1, wherein each memory unit further comprises an error flag register coupled to the bus response control means for holding an error status corresponding to detecting said error, means for changing mode from said master mode into said backup mode, means for requesting said backup memory to change from said backup mode into said master mode in case of detecting said error in said master memory, and means for preventing from further changing the mode from backup mode when said error flag register holds said error status.

Claim 4

A multi-memory apparatus according to claim 2, wherein each memory unit further comprises an error counter coupled to the bus response control means for counting the number of errors which have occurred in said memory unit and been detected by the bus response control means, and means for informing said error flag register to maintain an error status in case that the number of errors counted by said error counter becomes a predefined value.

Claim 5

A multi-memory apparatus according to claim 1, wherein each memory unit further comprises a memory array for storing data, memory control means for data access in said memory array, and means for informing completion of access to said bus control means after confirming completion of data access in all said memory arrays of said memory units.

Claim 6

A multi-memory apparatus according to claim 1, the bus response control means further including means for detecting a specific error, and wherein each memory unit further comprises a memory array for storing data, memory control means for data writing in said memory array and means for prohibiting data writing in said memory array in case of detecting a specific error.

Claim 7

A multi-memory apparatus according to claim 1, the bus response control means further including means for detecting a specific error, and wherein each memory unit further comprises a memory array for storing data, memory control means for data access in said memory array, and means for responding to said system bus through said bus control means after changing mode into said master mode in case that a specific error is detected in said memory array of said previous master memory.

Claim 8

A multi-memory apparatus according to claim 1, wherein each bus control means comprises bus-parity error detection means for comparing each parity error detected in said each memory unit, providing said bus-parity error to said system bus after detecting said bus-parity error in said master memory, and requesting said backup memory to change mode into a master mode in case that bus-parity error is detected in said master memory and said bus-parity error detected in said master memory is different from said bus-parity error detected in said backup memory.

Claim 9

A multi-memory apparatus according to claim 1, wherein each memory unit further comprises online replacement control means for allowing said backup memory to be detached from said system bus while power is on, allowing said backup memory to be attached to said system bus while power is on.

Claim 10

A multi-memory apparatus which includes plural identical memory units each of which operates in either a master mode, wherein said memory unit functions as a master memory, or a backup mode, wherein said memory unit functions as a backup memory, connected to a system bus, each said memory unit comprising: (A) a refresh request means for issuing a memory-refresh request, the refresh request means coupled a bus clock on said system bus and coupled to a trigger from said master memory, and the refresh request means is responsive to said bus clock on said system bus while said memory unit is in said master mode, and responsive to said trigger from said master memory while said memory unit is in said backup mode; (B) a bus control means having a mode input for responding to said system bus while said memory unit is in said master mode, and the bus control means further for prohibiting a response to said system bus while said memory unit is in said backup mode; (C) a bus-response control means for detecting an error in said master memory, and the bus response control means for indicating in the mode input of the bus control means that said memory unit is in one of said master mode or said backup mode when the error in said master memory had been detected; and (D) a copy-status register operative when said memory is in said backup mode, after connecting said memory unit to said system bus, for copying data from said master memory at specific addresses, and for preventing said memory unit from being used as said backup memory until completion of said copying data.

Claim 11

A multi-memory apparatus which includes plural identical memory units each of which operates in either a master mode, wherein said memory unit functions as a master memory, or a backup mode, wherein said memory unit functions as a backup memory, connected to a system bus, each said memory unit comprising: (A) a refresh request means for issuing a memory-refresh request, the refresh request means coupled a bus clock on said system bus and coupled to a trigger from said master memory, and the refresh request means is responsive to said bus clock on said system bus while said memory unit is in said master mode, and responsive to said trigger from said master memory while said memory unit is in said backup mode; (B) a bus control means having a mode input for responding to said system bus while said memory unit is in said master mode, and the bus control means further for prohibiting a response to said system bus while said memory unit is in said backup mode; (C) a bus-response control means for detecting an error in said master memory, and the bus response control means for indicating in the mode input of the bus control means that said memory unit is in one of said master mode or said backup mode when the error in said master memory had been detected; and (D) a copy-status register operative when said memory is in said backup mode, after connecting said memory unit to said system bus, for copying data from said master memory at specific addresses, and for preventing said memory unit from being used as said backup memory until completion of said copying data.

Claim 12

A multi-memory apparatus which includes plural identical memory units each of which operates in either a master mode, wherein said memory unit functions as a master memory, or a backup mode, wherein said memory unit functions as backup memory, connected to a system bus, each said memory unit comprising: (A) a memory array for storing data; (B) a bus control means having a mode input for responding to said system bus while said memory unit is in said master mode, and the bus control means further for prohibiting a response to said system bus while said memory unit is in said backup mode; (C) a bus-response control means for detecting an error in said master memory, and the bus response control means for indicating in the mode input of the bus control means that said memory unit is in one of said master mode or said backup mode when the error in said master memory had been detected; and, (D) a memory control means for controlling data access in said memory array, for informing other memory units of a completion of data access, and for delaying said data access until completion of refresh in said memory unit.

Claim 13

A multi-memory apparatus which includes plural identical memory units each of which operates in either a master mode, wherein said memory unit functions as a master memory, or a backup mode, wherein said memory unit functions as backup memory, connected to a system bus, each said memory unit comprising: (A) a memory array for storing data; (B) a bus control means having a mode input for responding to said system bus while said memory unit is in said master mode, and the bus control means further for prohibiting a response to said system bus while said memory unit is in said backup mode; (C) a bus-response control means for detecting an error in said master memory, and the bus response control means for indicating in the mode input of the bus control means that said memory unit is in one of said master mode or said backup mode when the error in said master memory had been detected; and, (D) a memory control means for controlling data access in said memory array, for informing other memory units of a completion of data access, and for delaying said data access until completion of refresh in said memory unit.

Claim 14

A multi-memory apparatus according to claim 10, wherein each memory unit further comprises a refresh-request means for issuing said memory-refresh request by using a bus clock, said refresh-request means being reset after changing mode into a backup mode.