US5453954A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor integrated circuit device with built-in regulating system for determining margins of main circuits
Assignee: NEC Corp
•
Filing: 1994-07-05
•
Granted: 1995-09-26
•
Expires: 2014-07-05
Abstract
Abstract A regulating system incorporated in a static type random access memory device store control data codes indicative of margins between actual circuit characteristics of a charging circuit and a sense amplifier and standard circuit characteristics thereof in a rewritable manner, and the control data codes are given to the regulating system through a testing operation before delivery from a factory for enhancing the device characteristics and the production yield.
Inventors
- 👤 Kazuyuki Nakamura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 22:55
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/04; G11C29/50; G11C29/02; G11C29/028; G11C29/50012; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C2029/5004; G11C2029/5006
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
135 words
A semiconductor integrated circuit device selectively entering into a testing and regulating mode and a standard mode, comprising: a) a plurality of main circuits capable of sequentially performing respective operations in said standard mode for achieving a given task, wherein said plurality of main circuits have actual circuit characteristics and wherein margins exist between said actual circuit characteristics and desired circuit characteristics due to variations in fabricating said plurality of main circuits; and b) a regulating system connected to said main circuits, wherein said regulating system is enabled in said testing and regulating mode and stores control data indicative of said margins in a rewritable manner and wherein said regulating system regulates said margins to respective optimum values so that said plurality of main circuits operate more similarly to circuits having said desired circuit characteristics.
Claim 2
Dependent Claim
135 words
A semiconductor integrated circuit device selectively entering into a testing and regulating mode and a standard mode, comprising: a) a plurality of main circuits capable of sequentially performing respective operations in said standard mode for achieving a given task, wherein said plurality of main circuits have actual circuit characteristics and wherein margins exist between said actual circuit characteristics and desired circuit characteristics due to variations in fabricating said plurality of main circuits; and b) a regulating system connected to said main circuits, wherein said regulating system is enabled in said testing and regulating mode and stores control data indicative of said margins in a rewritable manner and wherein said regulating system regulates said margins to respective optimum values so that said plurality of main circuits operate more similarly to circuits having said desired circuit characteristics.
Claim 3
Dependent Claim
110 words
The semiconductor integrated circuit device as set forth in claim 1, in which said semiconductor integrated circuit device serves as a static type random access memory device comprising: a charging circuit for supplying currents to digit lines coupled with memory cells; and a sense amplifier for developing a potential difference between two of said digit lines, said charging circuit and said sense amplifier being two of said plurality of main circuits, said regulating system comprising a first regulating unit for regulating a margin for a current driving capability of said charging circuit and a second regulating unit for regulating a margin for an activated time period of said sense amplifier.
Claim 4
Dependent Claim
70 words
The semiconductor integrated circuit device as set forth in claim 2, in which said first regulating unit comprises: a data register for storing a piece of control data indicative of said margin for said current driving capability; and a digital-to-analog converter which converts a digital value indicative of said piece of control data to a voltage level supplied to a plurality of charging transistors forming in combination said charging circuit.
Claim 5
Dependent Claim
130 words
The semiconductor integrated circuit device as set forth in claim 2, in which said second regulating unit comprises: a first data register for storing a first piece of control data indicative of a timing for producing an enable signal supplied to said sense amplifier, a first delay circuit responsive to said first piece of control data stored in said first data register for producing said enable signal, a second data register for storing a second piece of control data indicative of a timing for an equalizing signal, a second delay circuit responsive to said second piece of control data for producing said equalizing signal, and an equalizing transistor coupled between said two of said digit lines and responsive to said equalizing signal for equalizing said two of said digit lines.
Claim 6
Dependent Claim
63 words
The semiconductor integrated circuit device as set forth in claim 1, in which further comprises: a built-in testing system which controls testing sequences on said plurality of main circuits for determining said control data to be optimized, and a control data generating circuit which adjusts said control data if a result of said testing sequences indicates that said control data are not optimized.
Claim 7
Dependent Claim
126 words
A static type random access memory device selectively entering into a testing and regulating mode and a standard mode, comprising: memory cells respectively storing data bits; digit lines selectively connected to said memory cells; a charging circuit for supplying currents to said digit lines; a sense amplifier for developing potential differences between pairs of said digit lines; said charging circuit and said sense amplifier respectively having a current driving capability and a activated time period in said standard mode; and a regulating system enabled in said testing and regulating mode comprising: a first regulating unit for regulating a margin for said current driving capability of said charging circuit; and a second regulating unit for regulating a margin for said activated time period of said sense amplifier.
Claim 8
Dependent Claim
126 words
A static type random access memory device selectively entering into a testing and regulating mode and a standard mode, comprising: memory cells respectively storing data bits; digit lines selectively connected to said memory cells; a charging circuit for supplying currents to said digit lines; a sense amplifier for developing potential differences between pairs of said digit lines; said charging circuit and said sense amplifier respectively having a current driving capability and a activated time period in said standard mode; and a regulating system enabled in said testing and regulating mode comprising: a first regulating unit for regulating a margin for said current driving capability of said charging circuit; and a second regulating unit for regulating a margin for said activated time period of said sense amplifier.
Claim 9
Dependent Claim
75 words
The static type random access memory device as set forth in claim 6, in which said first regulating unit comprises: a first data register for storing a first piece of control data indicative of said margin for said current driving capability; and a digital-to-analog converter which converts a digital value indicative of said first piece of control data to a voltage level supplied to a plurality of charging transistors forming in combination said charging circuit.
Claim 10
Dependent Claim
136 words
The static type random access memory device as set forth in claim 6, in which said second regulating unit comprises: a first data register for storing a first piece of control data indicative of a timing for producing an enable signal supplied to said sense amplifier, a first delay circuit responsive to said first piece of control data stored in said first data register for producing said enable signal, a second data register for storing a second piece of control data indicative of a timing for an equalizing signal, a second delay circuit responsive to said second piece of control data for producing said equalizing signal, and an equalizing transistor coupled between each of said pairs of said digit lines and responsive to said equalizing signal for equalizing each of said pairs of said digit lines.
Claim 11
Dependent Claim
136 words
The static type random access memory device as set forth in claim 7, in which said second regulating unit comprises: a second data register for storing a second piece of control data indicative of a timing for producing an enable signal supplied to said sense amplifier, a first delay circuit responsive to said second piece of control data stored in said second data register for producing said enable signal, a third data register for storing a third piece of control data indicative of a timing for an equalizing signal, a second delay circuit responsive to said third piece of control data for producing said equalizing signal, and an equalizing transistor coupled between each of said pairs of said digit lines and responsive to said equalizing signal for equalizing each of said pairs of said digit lines.
References Cited (Backward Citations)
US4970727A
Cited
US5142495A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-09-25 | 1999-03-27 | 1999-09-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-09-25 | 2003-03-27 | 2003-09-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-09-25 | 2007-03-27 | 2007-09-26 | $7700.00 | Window Closed / Lapsed |