US5448716A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus and method for booting a multiple processor system having a global/local memory architecture
Assignee: International Business Machines Corp
•
Filing: 1992-10-30
•
Granted: 1995-09-05
•
Expires: 2012-10-30
Abstract
Abstract An architecture and method for booting a multi-processor system having processor local memory and shared global memory, with shared global memory access managed by an atomic memory access controller and cache coherence managed by software. Reset circuits are used to synchronize to a master clock a commonly distributed start signal and processor individualized restart sequences, which reset circuit signals are distributed to reset both local and global memory. Global memory testing is assigned to a processor based upon its rate status in completing an internal test sequence. The systems and methods are particularly suited to booting a group of multiple but relatively independent processors. Furthermore, the practice of the invention facilitates booting of such system when one or more of the processors have been disconnected or failed.
Inventors
- 👤 William R. Hardell, Jr.
- 👤 James D. Henson, Jr.
- 👤 Oscar R. Mitchell
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 20:40
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/16; G06F15/163; G06F15/173; G06F15/17356; G06F15/17368; G06F15/17375; G06F9/00; G06F9/06; G06F9/44; G06F9/4401; G06F9/4403
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
93 words
Apparatus for booting a complete multi-processor system having individual processors, individual processor local memory, and a global memory, comprising: means for distributing a common power on signal to each processor; means for individually starting each processor responsive to the power on signal; means for synchronizing any steps which individually start each processor to a master clock; means for consistently selecting at least one processor to test both the global memory and such selected processor's local memory; and means for the selected processor to test the global memory in synchronism with the master clock.
Claim 2
Dependent Claim
93 words
Apparatus for booting a complete multi-processor system having individual processors, individual processor local memory, and a global memory, comprising: means for distributing a common power on signal to each processor; means for individually starting each processor responsive to the power on signal; means for synchronizing any steps which individually start each processor to a master clock; means for consistently selecting at least one processor to test both the global memory and such selected processor's local memory; and means for the selected processor to test the global memory in synchronism with the master clock.
Claim 3
Dependent Claim
20 words
The apparatus recited in claim 1, wherein the means for individually starting generates start sequence signals for each processor asynchronously.
Claim 4
Dependent Claim
23 words
The apparatus recited in claim 2, wherein the generated start sequence signals step each processor through a multiple stage individually clocked start sequence.
Claim 5
Dependent Claim
33 words
The apparatus recited in claim 3, wherein the means for the selected processor to test the global memory synchronizes the global memory reset and the global memory test signals to the master clock.
Claim 6
Dependent Claim
18 words
The apparatus recited in claim 1, further comprising: means for selecting one processor to test the global memory.
Claim 7
Dependent Claim
22 words
The apparatus recited in claim 5, further comprising: means for decoupling nonselected processors from global memory during the test of global memory.
Claim 8
Independent Claim
87 words
A method of booting a complete multi-processor system having individual processors, individual processor local memory, and a global, memory comprising the steps of: distributing a common power on signal to each processor; starting each processor individually responsive to the power on signal; synchronizing any steps which individually start each processor to a master clock; consistently selecting at least one processor to test both the global memory and such selected processor's local memory; and testing the global memory by the selected processor in synchronism with the master clock.
Claim 9
Independent Claim
87 words
A method of booting a complete multi-processor system having individual processors, individual processor local memory, and a global, memory comprising the steps of: distributing a common power on signal to each processor; starting each processor individually responsive to the power on signal; synchronizing any steps which individually start each processor to a master clock; consistently selecting at least one processor to test both the global memory and such selected processor's local memory; and testing the global memory by the selected processor in synchronism with the master clock.
Claim 10
Dependent Claim
25 words
The method recited in claim 7, wherein the step of starting each processor individually involves a generating of an asynchronous start sequence for each processor.
Claim 11
Dependent Claim
24 words
The method recited in claim 8, wherein the generated asynchronous start sequence signals step each processor through a multiple stage individually clocked start sequence.
Claim 12
Dependent Claim
31 words
The method recited in claim 9, wherein the step of testing the global memory by a processor comprises synchronizing the global memory test signals and reset signals to the master clock.
Claim 13
Dependent Claim
19 words
The method recited in claim 7, further comprising the step of: selecting one processor to test the global memory.
References Cited (Backward Citations)
US4377000A
Cited
US4590556A
Cited
US4594657A
Cited
US4827401A
Cited
JPS61288262A
Cited
US4943911A
Cited
US5050072A
Cited
US4965717A
Cited
US4965717B1
Cited
US5276828A
Cited
US5204938A
Cited
US5068780A
Cited
US5202987A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-09-04 | 1999-03-06 | 1999-09-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-09-04 | 2003-03-06 | 2003-09-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-09-04 | 2007-03-06 | 2007-09-05 | $7700.00 | Window Closed / Lapsed |