← Back to Patent Explorer
US5446456A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital signal processing system

Assignee: Samsung Electronics Co Ltd
•
Filing: 1993-12-29
•
Granted: 1995-08-29
•
Expires: 2013-12-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital signal processing system error-correction-decodes received or reproduced data, and compensates the error-correction-decoded data according to an amount of motion which is generated between sequential frames, in order to restore the received or reproduced data into an original video signal. The digital signal processing system includes an error concealment unit which outputs a video signal of a current frame if the decoded data is error-corrected data, and substitutes the current frame data at the current frame position with the previous frame data at the position corresponding to the amount of motion if the decoded data is data of an area where the error is not corrected, thereby providing a high quality picture without degradation.

Inventors

  • 👤 Jin-gyo Seo

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 13:02
CPC Classifications
H; H04; H04N; H04N19/00; H04N19/85; H04N19/89; H04N19/50; H04N19/503; H04N19/51; H04N19/527; H04N19/86; H04N19/895

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 202 words
A digital signal processing system comprising: error-correction-decoder means for error-correction-decoding data for generating an error flag for errors beyond an error correction capability; data restoring means for compensating motion of the error-correction-decoded data according to a motion signal which is generated between sequential frames for restoring the error-correction-decoded data into an original video signal; and error concealment means for replacing a video signal for an area where the error is not corrected among the error-correction-decoded data with a previous frame video signal, wherein the error concealment means comprises: a first frame memory for storing luminance data output from the data restoring means in frame units; a second frame memory for storing color data output from the data restoring means in frame units; selection means for selecting outputs of the first and second frame memories or the data restoring means responsive to an error flag output from the error-correction-decoder means; and address generation means for generating an address obtained by adding a position corresponding to the motion signal to a current frame position or an address of the current frame position responsive to the error flag and for outputting the address generated as an address signal of the first and second frame memories.
Claim 2
Dependent Claim 202 words
A digital signal processing system comprising: error-correction-decoder means for error-correction-decoding data for generating an error flag for errors beyond an error correction capability; data restoring means for compensating motion of the error-correction-decoded data according to a motion signal which is generated between sequential frames for restoring the error-correction-decoded data into an original video signal; and error concealment means for replacing a video signal for an area where the error is not corrected among the error-correction-decoded data with a previous frame video signal, wherein the error concealment means comprises: a first frame memory for storing luminance data output from the data restoring means in frame units; a second frame memory for storing color data output from the data restoring means in frame units; selection means for selecting outputs of the first and second frame memories or the data restoring means responsive to an error flag output from the error-correction-decoder means; and address generation means for generating an address obtained by adding a position corresponding to the motion signal to a current frame position or an address of the current frame position responsive to the error flag and for outputting the address generated as an address signal of the first and second frame memories.
Claim 3
Dependent Claim 46 words
The digital signal processing system according to claim 1 comprising a contour compensation filter for filtering a contour portion of the area substituted in order to reduce a block effect when the signal output from the selection means is substituted with the previous frame video signal.
Claim 4
Dependent Claim 99 words
The digital signal processing system according to claim 2 wherein the address generation means comprises: a first address generator for generating the addresses of the first and second frame memories; a second address generator for generating an address by adding an address of a position corresponding to the motion signal to an address of the current frame position generated in the first address generator; and an address selector for selecting an address generated in the first or second address generators responsive to the error flag and supplying an address selected as addresses of the first and second frame memories.
Claim 5
Dependent Claim 71 words
The digital signal processing system according to claim 3 wherein the second address generator comprises: a frame memory for storing the motion signal output from the data restoring means in frame units; an address generator for the motion signal which generates a write address and a read address of the frame memory; and an adder for adding an output of the first address generator to the output of the frame memory.
Claim 6
Dependent Claim 35 words
The digital signal processing system according to claim 4 wherein the address selector selects the output of the adder only when a current mode is a motion video mode and the error flag is generated.
Claim 7
Dependent Claim 171 words
A digital signal processing system comprising: an error correction decoder receiving digital picture data for error correcting the digital picture data, for outputting corrected data responsive to the error correcting, and for outputting an error flag when errors in the digital picture data cannot be corrected; a data restorer coupled to the error correction decoder for expanding and post processing the corrected data, for compensating the corrected data according to an amount of motion generated between sequential frames, for restoring the corrected data into video data, and for outputting a motion vector indicative of the amount of motion; and an error concealer coupled to the data restorer and to the error correction decoder for outputting the video data when the digital picture data corresponding to a current picture can be corrected, and for replacing the video data corresponding to the current picture at a current picture position with previous video data corresponding to the current picture position adjusted by the motion vector when an error is indicated by the error flag.
Claim 8
Dependent Claim 171 words
A digital signal processing system comprising: an error correction decoder receiving digital picture data for error correcting the digital picture data, for outputting corrected data responsive to the error correcting, and for outputting an error flag when errors in the digital picture data cannot be corrected; a data restorer coupled to the error correction decoder for expanding and post processing the corrected data, for compensating the corrected data according to an amount of motion generated between sequential frames, for restoring the corrected data into video data, and for outputting a motion vector indicative of the amount of motion; and an error concealer coupled to the data restorer and to the error correction decoder for outputting the video data when the digital picture data corresponding to a current picture can be corrected, and for replacing the video data corresponding to the current picture at a current picture position with previous video data corresponding to the current picture position adjusted by the motion vector when an error is indicated by the error flag.

References Cited (Backward Citations)

US4807033A Cited
US4792953A Cited
US5243428A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-08-28 1999-02-27 1999-08-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-08-28 2003-02-27 2003-08-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-08-28 2007-02-27 2007-08-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag