← Back to Patent Explorer
US5446243A Expired / Lapsed US ⏱️ 0.0 years remaining

Post processing shielding

Assignee: International Business Machines Corp
•
Filing: 1994-02-23
•
Granted: 1995-08-29
•
Expires: 2014-02-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system and method for reducing coupled noise in a multilayer circuit board having signal lines disposed within a set of wiring channels on each of a plurality of the layers; and, a vias disposed within a set of via channels. According to a first embodiment, otherwise unused vias traverse the layers and are connected with otherwise unused signal lines to form electrical nets, thus reducing coupled noise throughout the module. In the context of the above-described environment, a method for reducing coupled noise includes the steps of determining the locations of unused ones of the wiring channels and unused ones of the via channels; providing shield lines disposed within the unused wiring channels and unused via channels; and, interconnecting the shield lines with one another and to a reference voltage by way of at least one terminating resistance.

Inventors

  • 👤 George Crowder
  • 👤 Roger A. Rippens

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 14:16
CPC Classifications
H; H05; H05K; H05K1/00; H05K1/02; H05K1/0213; H05K1/0216; H05K1/0218; H10; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/427; H10W44/00; H10W44/601; H10W70/00; H10W70/60; H10W70/611; H10W70/62; H10W70/65; H10W70/67; H10W70/68; H10W70/685; H05K1/0219

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 145 words
A method for reducing coupled noise in a multilayer circuit board having a plurality of signal lines disposed within a set of wiring channels on each of a plurality of layers, the wiring channels being greater in number than the number of signal lines; and, a plurality of vias disposed within a set of via channels and traversing the layers and connecting the signal lines into electrical nets, the via channels being greater in number than the number of bias; said method for reducing coupled noise comprising the steps of: determining the locations of unused ones of the wiring channels and unused ones of the via channels; providing shield lines disposed within the unused wiring channels and unused via channels; and, electrically interconnecting the shield lines with one another and to a reference voltage so as to electromagnetically shield at least one of said nets.
Claim 2
Independent Claim 145 words
A method for reducing coupled noise in a multilayer circuit board having a plurality of signal lines disposed within a set of wiring channels on each of a plurality of layers, the wiring channels being greater in number than the number of signal lines; and, a plurality of vias disposed within a set of via channels and traversing the layers and connecting the signal lines into electrical nets, the via channels being greater in number than the number of bias; said method for reducing coupled noise comprising the steps of: determining the locations of unused ones of the wiring channels and unused ones of the via channels; providing shield lines disposed within the unused wiring channels and unused via channels; and, electrically interconnecting the shield lines with one another and to a reference voltage so as to electromagnetically shield at least one of said nets.
Claim 3
Dependent Claim 43 words
The method of claim 1 wherein the step of electrically interconnecting comprises the further step of coupling the shield lines to a ground pin pad of each of a plurality of chips on the circuit board, each by way of a terminating resistance.
Claim 4
Dependent Claim 29 words
The method of claim 1 wherein the step of electrically interconnecting comprises the further step of electrically connecting the shield lines to a ground plane of the circuit board.
Claim 5
Dependent Claim 16 words
The method of claim 2 wherein the terminating resistance is no greater than 5 thousand ohms.
Claim 6
Dependent Claim 28 words
The method of claim 3 wherein the shield lines are connected to the ground plane by way of a terminating resistance of no greater than 5 thousand ohms.
Claim 7
Independent Claim 170 words
A method for reducing coupled noise in a multilayer circuit board having a plurality of signal lines disposed within a set of fixed wiring channels on each of a plurality of layers, the wiring channels being greater in number than the number of signal lines; and, a plurality of bias disposed within a set of fixed via channels and traversing the layers and connecting the signal lines into electrical nets, the via channels being greater in number than the number of vias; said method for reducing coupled noise comprising the steps of: determining the locations of unused ones of the wiring channels and unused ones of the via channels; providing electromagnetic shield lines disposed within the unused wiring channels and unused via channels; and, interconnecting the shield lines with one another, to a ground plane of the circuit board and to a ground pin pad of each of a plurality of chips on the circuit board, each by way of a terminating resistance of no greater than 5 thousand ohms.
Claim 8
Independent Claim 170 words
A method for reducing coupled noise in a multilayer circuit board having a plurality of signal lines disposed within a set of fixed wiring channels on each of a plurality of layers, the wiring channels being greater in number than the number of signal lines; and, a plurality of bias disposed within a set of fixed via channels and traversing the layers and connecting the signal lines into electrical nets, the via channels being greater in number than the number of vias; said method for reducing coupled noise comprising the steps of: determining the locations of unused ones of the wiring channels and unused ones of the via channels; providing electromagnetic shield lines disposed within the unused wiring channels and unused via channels; and, interconnecting the shield lines with one another, to a ground plane of the circuit board and to a ground pin pad of each of a plurality of chips on the circuit board, each by way of a terminating resistance of no greater than 5 thousand ohms.

References Cited (Backward Citations)

DE2264112A1 Cited
FR2243578A1 Cited
GB2092830A Cited
US5012047A Cited
US4785135A Cited
US4933743A Cited
US5006918A Cited
US5012213A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-08-28 1999-02-27 1999-08-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-08-28 2003-02-27 2003-08-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-08-28 2007-02-27 2007-08-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag