← Back to Patent Explorer
US5445975A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor wafer with enhanced pre-process denudation and process-induced gettering

Assignee: Advanced Micro Devices Inc
•
Filing: 1994-03-07
•
Granted: 1995-08-29
•
Expires: 2014-03-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method is provided for pre-process denudation and process-induced gettering of a CZ silicon wafer having one or more monolithic devices embodied therein. Pre-process denudation is performed in a hydrogen ambient to out-diffuse oxygen as well as to maintain interstitial silicon flux away from the substrate surface. Process-induced gettering is performed at a low temperature to ensure stacking faults and surface irregularities do not arise from interstitial silicon bonding at the surface prior to gate oxidation. The third step of the denudation/gettering cycle involving precipitate growth is thereby delayed or forestalled until the field oxide is grown. Any changes or movement in oxygen and/or interstitial silicon within or near the substrate surface occurring after polysilicon deposition will have minimal effect upon the established gate oxide. Accordingly, gate oxide integrity (e.g., breakdown voltage and uniformity) are enhanced by the present process.

Inventors

  • 👤 Mark I. Gardner
  • 👤 H. Jim Fulford, Jr.
  • 👤 Derick J. Wristers

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 10:53
CPC Classifications
H; H10; H10P; H10P36/00; H10P36/20; Y; Y10; Y10S; Y10S148/00; Y10S148/06

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 175 words
A method for minimizing flux of oxygen atoms and interstitial silicon atoms toward a front side surface of a silicon substrate during and after denudation and before a polysilicon layer is placed upon a gate oxide, said method comprising the steps of: prior to processing a silicon substrate, denuding by heating to a temperature exceeding 1100° C. in the presence of a hydrogen ambient a plurality of oxygen atoms from a surface area within said silicon substrate; prior to placing polysilicon upon said silicon substrate, processing said silicon substrate at temperatures less than 1000° C. (i) to minimize formation of and movement of oxygen atoms and interstitial silicon atoms from the silicon substrate to the surface of the substrate, and (ii) to form a patterned field oxide upon said substrate, MeV implanted well regions underlying spaces between said patterned field oxide and a gate oxide upon the well regions; and depositing polysilicon upon said gate oxide and thereafter continuing processing said silicon substrate at temperatures above 1000° C. to provide gettering sites within said substrate.
Claim 2
Independent Claim 175 words
A method for minimizing flux of oxygen atoms and interstitial silicon atoms toward a front side surface of a silicon substrate during and after denudation and before a polysilicon layer is placed upon a gate oxide, said method comprising the steps of: prior to processing a silicon substrate, denuding by heating to a temperature exceeding 1100° C. in the presence of a hydrogen ambient a plurality of oxygen atoms from a surface area within said silicon substrate; prior to placing polysilicon upon said silicon substrate, processing said silicon substrate at temperatures less than 1000° C. (i) to minimize formation of and movement of oxygen atoms and interstitial silicon atoms from the silicon substrate to the surface of the substrate, and (ii) to form a patterned field oxide upon said substrate, MeV implanted well regions underlying spaces between said patterned field oxide and a gate oxide upon the well regions; and depositing polysilicon upon said gate oxide and thereafter continuing processing said silicon substrate at temperatures above 1000° C. to provide gettering sites within said substrate.

References Cited (Backward Citations)

US4548654A Cited
US4666532A Cited
US5162241A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-08-28 1999-02-27 1999-08-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-08-28 2003-02-27 2003-08-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-08-28 2007-02-27 2007-08-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag