US5444394A
Expired / Lapsed
US
⏱️ 0.0 years remaining
PLD with selective inputs from local and global conductors
Assignee: Altera Corp
•
Filing: 1993-07-08
•
Granted: 1995-08-22
•
Expires: 2013-07-08
Abstract
Abstract A programmable logic device is presented comprising a global interconnect array whose lines are fed via programmable multiplexers to two stacks of logic array blocks on its sides. The logic array blocks include CMOS look up table based logic modules that consume zero DC power. The global interconnect array lines are fed to the multiplexers in a specific pattern which maximizes routing flexibility and speed. The combination of low power logic array blocks and high performance global interconnect array allows for increased logic density at lower power consumption compared to prior art programmable logic array devices.
Inventors
- 👤 James A. Watson
- 👤 Cameron R. McClintock
- 👤 Hiten S. Randhawa
- 👤 Ken M. Li
- 👤 Bahram Ahanin
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 05:58
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/1733; H03K19/1737
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
287 words
A programmable logic device comprising: a plurality of complementary metal-oxide-semiconductor (CMOS) logic modules having zero standby current, each having a plurality of inputs and at least one output each one of said plurality of CMOS logic modules providing a logical combination of said plurality of inputs at said at least one output, said plurality of CMOS logic modules being grouped in a plurality of logic array blocks, said logic array blocks being disposed in linear stacks; a plurality of global conductors extending in one direction and interposed between said stacks of logic array blocks, with a subset of said global conductors coupled to a plurality of said at least one output of said plurality of CMOS logic modules; and a first plurality of multiplexers, each having a plurality of inputs coupled to a corresponding subset of said plurality of global conductors, at least one control input, and an output coupled to an input of said plurality of logic array blocks, said first plurality of multiplexers for programmably coupling a global conductor to a logic array block input in response to programming signals on said at least one control input; a second plurality of multiplexers each one having an output coupled to one of said plurality of logic module inputs, at least one control input, and a plurality of inputs coupled to a plurality of logic array block inputs, said second plurality of multiplexers for programmably coupling a plurality of logic array block inputs to said plurality of logic module inputs in response to programming signals on said at least one control input, wherein, a logic array block can communicate with another logic array block only via said plurality of global conductors and said first plurality of multiplexers.
Claim 2
Dependent Claim
287 words
A programmable logic device comprising: a plurality of complementary metal-oxide-semiconductor (CMOS) logic modules having zero standby current, each having a plurality of inputs and at least one output each one of said plurality of CMOS logic modules providing a logical combination of said plurality of inputs at said at least one output, said plurality of CMOS logic modules being grouped in a plurality of logic array blocks, said logic array blocks being disposed in linear stacks; a plurality of global conductors extending in one direction and interposed between said stacks of logic array blocks, with a subset of said global conductors coupled to a plurality of said at least one output of said plurality of CMOS logic modules; and a first plurality of multiplexers, each having a plurality of inputs coupled to a corresponding subset of said plurality of global conductors, at least one control input, and an output coupled to an input of said plurality of logic array blocks, said first plurality of multiplexers for programmably coupling a global conductor to a logic array block input in response to programming signals on said at least one control input; a second plurality of multiplexers each one having an output coupled to one of said plurality of logic module inputs, at least one control input, and a plurality of inputs coupled to a plurality of logic array block inputs, said second plurality of multiplexers for programmably coupling a plurality of logic array block inputs to said plurality of logic module inputs in response to programming signals on said at least one control input, wherein, a logic array block can communicate with another logic array block only via said plurality of global conductors and said first plurality of multiplexers.
Claim 3
Dependent Claim
57 words
A programmable logic device as recited in claim 1 wherein each of said logic array blocks further comprises local conductors for selectively coupling said at least one output of each of said plurality of logic modules in said logic array block to said plurality of inputs of said second plurality of multiplexers in said logic array block.
Claim 4
Dependent Claim
86 words
A programmable logic device as recited in claim 1 wherein said CMOS logic module comprises: a look-up table having a plurality of reprogrammable stored values, each of which is associated with a respective one of a plurality of possible combinations of said logic module inputs; means responsive to said logic module inputs for producing at said logic module output a stored value associated with a combination of said inputs currently being applied to said logic module; and means for registering said output of said logic module.
Claim 5
Dependent Claim
262 words
A programmable logic device comprising: a plurality of logic array blocks disposed in linear stacks, each logic array block having a plurality of inputs and a plurality of outputs; a plurality of global conductors extending in one direction and interposed between said stacks of logic array blocks; and a first plurality of multiplexers each having a plurality of inputs for receipt of a subset of said plurality of global conductors, and an output coupled to a selected one of said plurality of logic array blocks, wherein, each one of said logic array blocks further includes: a first plurality of conductors extending along a length of said logic array block, selected ones of said first plurality of conductors coupling to a selected output of a selected one of said first plurality of multiplexers; a second plurality of multiplexers each having a plurality of inputs coupled to a subset of said first plurality of conductors, and an output; and a plurality of logic modules each having a plurality of inputs with each input coupling to an output of a corresponding one of said second plurality of multiplexers, and at least one output, each logic module further including a complementary metal-oxide-semiconductor (CMOS) logic circuit having zero standby current, said CMOS logic circuit having a plurality of inputs coupled to said plurality of inputs of said logic module, and one output for carrying a logical combination of said plurality of inputs, wherein, a logic array block can communicate with another logic array block only via said plurality of global conductors and said first plurality of multiplexers.
Claim 6
Dependent Claim
262 words
A programmable logic device comprising: a plurality of logic array blocks disposed in linear stacks, each logic array block having a plurality of inputs and a plurality of outputs; a plurality of global conductors extending in one direction and interposed between said stacks of logic array blocks; and a first plurality of multiplexers each having a plurality of inputs for receipt of a subset of said plurality of global conductors, and an output coupled to a selected one of said plurality of logic array blocks, wherein, each one of said logic array blocks further includes: a first plurality of conductors extending along a length of said logic array block, selected ones of said first plurality of conductors coupling to a selected output of a selected one of said first plurality of multiplexers; a second plurality of multiplexers each having a plurality of inputs coupled to a subset of said first plurality of conductors, and an output; and a plurality of logic modules each having a plurality of inputs with each input coupling to an output of a corresponding one of said second plurality of multiplexers, and at least one output, each logic module further including a complementary metal-oxide-semiconductor (CMOS) logic circuit having zero standby current, said CMOS logic circuit having a plurality of inputs coupled to said plurality of inputs of said logic module, and one output for carrying a logical combination of said plurality of inputs, wherein, a logic array block can communicate with another logic array block only via said plurality of global conductors and said first plurality of multiplexers.
Claim 7
Dependent Claim
56 words
The programmable logic device of claim 4 wherein each one of said plurality of logic array blocks further comprises a plurality of local conductors selectively coupling said at least one output of each one of said plurality of logic modules in said logic array block to said plurality of inputs of said second plurality of multiplexers.
Claim 8
Dependent Claim
78 words
The programmable logic device of claim 4, wherein said CMOS logic circuit further comprises: a lookup table having a plurality of data inputs coupled to said plurality of inputs of said logic circuit, a plurality of programming inputs, and an output; and reprogrammable storage means, coupled to said programming inputs of said lookup table, for storing values, each of which is associated with a respective one of a plurality of possible logical combinations of said logic circuit inputs.
Claim 9
Dependent Claim
17 words
The programmable logic device of claim 6, wherein said reprogrammable storage means are random access memory cells.
References Cited (Backward Citations)
US4706216A
Cited
US4963768A
Cited
US5095523A
Cited
US5241224A
Cited
US5268598A
Cited
US5260610A
Cited
US5260611A
Cited
US5274581A
Cited
US5309046A
Cited
US5302865A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-08-21 | 1999-02-20 | 1999-08-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-08-21 | 2003-02-20 | 2003-08-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-08-21 | 2007-02-20 | 2007-08-22 | $7700.00 | Window Closed / Lapsed |