US5432848A
Expired / Lapsed
US
⏱️ 0.0 years remaining
DES encryption and decryption unit with error checking
Assignee: International Business Machines Corp
•
Filing: 1994-04-15
•
Granted: 1995-07-11
•
Expires: 2014-04-15
Abstract
Abstract An improved DES unit internally checks whether the DES algorithm is being performed without error. A standard DES algorithm performs an initial permutation of input data and then multiple rounds or iterations of the following: expanding part of a result of the initial permutation for the first iteration and a result of the previous iteration for the subsequent iterations, exclusive ORing a result of the expansion with key bits, performing a selection function on a result of the exclusive ORing, permuting a result of the selection function, and exclusive ORing a result of the permuting. In the improved DES unit, data check bits that correspond to the input data which has been expanded are exclusive NORed with key check bits that correspond to the key, and a result of the exclusive NORing is checked against a result of the exclusive ORing to identify any errors in the operation of the basic DES unit. Also, a check selection function is performed on the result of the exclusive ORing. A result of the check selection function is exclusive NORed with data check bits for another part of the input data to yield input data for input to the expanding function for a next iteration. Also, the improved DES unit checks for accuracy in processing an input key by permuted choicing the input key, key shifting a result of the permuted choicing, and checking a result of the key shifting against key check bits which correspond to the input key and bypass the permuted choicing and key shifting functions.
Inventors
- 👤 Adrian S. Butter
- 👤 Chang Y. Kao
- 👤 James P. Kuruts
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 21:25
CPC Classifications
H; H04; H04L; H04L9/00; H04L9/06; H04L9/0618; H04L9/0625; H04L2209/00; H04L2209/12; H04L2209/34
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
101 words
An error checking circuit for a DES unit including means for performing initial permutation of input data means for expanding part of a result of the initial permutation performing means, and means for exclusive Oring a result of the expanding means with a key, said circuit comprising; means for exclusive NORing data check bits with key check bits that correspond to the input data which has been expanded and said key, respectively; and means for checking a result of the exclusive NORing means against a result of said exclusive ORing to determine if an error has occurred in said DES unit.
Claim 2
Dependent Claim
101 words
An error checking circuit for a DES unit including means for performing initial permutation of input data means for expanding part of a result of the initial permutation performing means, and means for exclusive Oring a result of the expanding means with a key, said circuit comprising; means for exclusive NORing data check bits with key check bits that correspond to the input data which has been expanded and said key, respectively; and means for checking a result of the exclusive NORing means against a result of said exclusive ORing to determine if an error has occurred in said DES unit.
Claim 3
Dependent Claim
51 words
A circuit as set forth in claim 1 further comprising: means for generating additional data check bits that correspond to the expanded input data, and wherein the additional data check bits are input to said exclusive NORing means together with the first said data check bits and said key check bits.
Claim 4
Dependent Claim
34 words
A circuit as set forth in claim 1 wherein the means for checking determines parity of groups of bits resulting from said exclusive ORing means with respective bits resulting from said exclusive NORing means.
Claim 5
Dependent Claim
96 words
A circuit as set forth in claim 1 wherein said DES unit further includes: means for selecting a first permuted choice of an input key; means for key shifting the first permuted choice; and means for selecting a second permuted choice of a result of the key shifting means to determine the key which is input to the exclusive ORing means for a first iteration of exclusive ORing; and said circuit further comprises means for generating key check bits for a second iteration of exclusive NORing based on a result of said first key shifting means.
Claim 6
Dependent Claim
50 words
A circuit as set forth in claim 1 wherein said DES unit further includes: means for selecting a permuted choice of an input key; means for key shifting the permuted choice; and said circuit further comprises means for checking a result of the key shifting means against said input key.
Claim 7
Dependent Claim
29 words
A circuit as set forth in claim 1 wherein said data check bits for the expanded data account for effects of the expanding means and the exclusive ORing means.
Claim 8
Dependent Claim
126 words
An error checking circuit for a DES unit including means for performing initial permutation of input data, means for expanding part of a result of the initial permutation performing means, means for exclusive Oring a result of the expanding means with a key, and means for performing a selection function on a result of the exclusive ORing means, said circuit comprising: means for performing a check selection function on the result of said exclusive ORing means to determine if an error has occurred within said DES unit; and means for exclusive NORing a result of the check selection function performing means with data check bits for another part of the input data to yield input data for input to the expanding means for a next iteration.
Claim 9
Dependent Claim
126 words
An error checking circuit for a DES unit including means for performing initial permutation of input data, means for expanding part of a result of the initial permutation performing means, means for exclusive Oring a result of the expanding means with a key, and means for performing a selection function on a result of the exclusive ORing means, said circuit comprising: means for performing a check selection function on the result of said exclusive ORing means to determine if an error has occurred within said DES unit; and means for exclusive NORing a result of the check selection function performing means with data check bits for another part of the input data to yield input data for input to the expanding means for a next iteration.
Claim 10
Dependent Claim
65 words
A circuit as set forth in claim 7 wherein said DES unit further comprises: means for permuting a result of the selection performing means; and means for exclusive ORing a result of the permuting means; and wherein the data check bits for said other part of the input data account for effects of the expanding means, both exclusive ORing means, and the selection performing means.
Claim 11
Dependent Claim
98 words
An error checking circuit for a DES unit including means for selecting a permuted choice of an input key, and means for key shifting the permuted choice, said circuit comprising; means for checking a result of the key shifting means against key check bits which correspond to said input key and bypass the permuted choicing means and key shifting means, to determine if an error has occurred within said key shifting means; and means for generating key check bits for a second iteration of computation within said DES unit based on a result of said key shifting means.
Claim 12
Dependent Claim
98 words
An error checking circuit for a DES unit including means for selecting a permuted choice of an input key, and means for key shifting the permuted choice, said circuit comprising; means for checking a result of the key shifting means against key check bits which correspond to said input key and bypass the permuted choicing means and key shifting means, to determine if an error has occurred within said key shifting means; and means for generating key check bits for a second iteration of computation within said DES unit based on a result of said key shifting means.
Claim 13
Dependent Claim
31 words
A circuit as set forth in claim in claim 9 further comprising means for using the generated key check bits as check bits for a data path within said DES unit.
Claim 14
Dependent Claim
91 words
A circuit as set forth in claim 9 wherein said DES unit further includes: means for performing initial permutation of input data; means for expanding part of a result of the initial permutation performing means; and means for exclusive ORing a result of the expanding means with a key; and said circuit further comprises: means for exclusive NORing data check bits that correspond to the expanded input data with said key check bits; and means for checking a result of the exclusive NORing means against a result of said exclusive ORing.
References Cited (Backward Citations)
US4074066A
Cited
US4159468A
Cited
US4203166A
Cited
US4229818A
Cited
US4262358A
Cited
US4322576A
Cited
US4639548A
Cited
US4645871A
Cited
US4754482A
Cited
US5077791A
Cited
US5237611A
Cited
US5297208A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-07-10 | 1999-01-09 | 1999-07-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-07-10 | 2003-01-09 | 2003-07-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-07-10 | 2007-01-09 | 2007-07-11 | $7700.00 | Window Closed / Lapsed |