← Back to Patent Explorer
US5430447A Expired / Lapsed US ⏱️ 0.0 years remaining

Protection against manipulation of batteryless read/write transponders

Assignee: Texas Instruments Inc
•
Filing: 1993-08-23
•
Granted: 1995-07-04
•
Expires: 2013-08-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A hardware and software solution for providing a tamper-proof, batteryless, remote transponder which will only be programmable by an authorized user is disclosed. This goal is achieved through the use of a hardware Cyclic Redundancy Check (CRC) generator which checks during a WRITE function of the data that is received from the Reading/Writing (R/W) unit and also generates several protection bits (Block Check Character; BCC) which are sent back during the response function (READ). Before the CRC generator checks the data during a WRITE function, however, it must be set to a predetermined start value called a Segment Code, and the Segment Code of the R/W unit must be the same as the Segment Code of the transponder in order for a Write (or a READ) to be performed. Additionally, programming of the Selective Address must be done within a predetermined time window (has a predetermined Time Code). If either the Selective Address or the BCC generated by the CRC generator is incorrect, the transponder will be discharged such that it will not respond. In addition, if the R/W unit detects that the Selective Address is being programmed at a time other than the predetermined Time Code, the reader makes the transponder inoperative in yet another way.

Inventors

  • 👤 Herbert Meier

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 21:22
CPC Classifications
G; G06; G06K; G06K7/00; G06K7/0008; G06K19/00; G06K19/06; G06K19/067; G06K19/07; G06K19/0723

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 171 words
A manipulation-free transponder comprising: a resonant circuit for receiving an RF signal comprising at least a selective address from a transmit/receive unit, having a CRC generator, and for transmitting a modulated RF signal to said transmit/receive unit; a memory circuit having at least one EEPROM cell for storing a unique selective address; a selective address comparator for comparing said received selective address with said selective address stored in said EEPROM memory circuit and for sending an enable signal in response to the received selective address matching the stored selective address; a control logic circuit for enabling a function in response to an enable signal from said selective address comparator circuit and a predetermined block check character; and a CRC generator for generating a predetermined block check character in response to the stored selective address and the received selective address matching and the start value of said CRC generator in said transponder and said transmit/receive unit being essentially the same and for sending said block check result to said control logic circuit.
Claim 2
Dependent Claim 171 words
A manipulation-free transponder comprising: a resonant circuit for receiving an RF signal comprising at least a selective address from a transmit/receive unit, having a CRC generator, and for transmitting a modulated RF signal to said transmit/receive unit; a memory circuit having at least one EEPROM cell for storing a unique selective address; a selective address comparator for comparing said received selective address with said selective address stored in said EEPROM memory circuit and for sending an enable signal in response to the received selective address matching the stored selective address; a control logic circuit for enabling a function in response to an enable signal from said selective address comparator circuit and a predetermined block check character; and a CRC generator for generating a predetermined block check character in response to the stored selective address and the received selective address matching and the start value of said CRC generator in said transponder and said transmit/receive unit being essentially the same and for sending said block check result to said control logic circuit.
Claim 3
Dependent Claim 18 words
The transponder of claim 1, wherein the control logic circuit accesses said start value of said CRC generator.
Claim 4
Dependent Claim 34 words
The transponder of claim 1, wherein further said selective address comparator circuit sends a disable signal to said control logic circuit in response to said received selective address not matching said stored selective address.
Claim 5
Dependent Claim 40 words
The transponder of claim 1, wherein further said control circuit sends a discharge signal in response to a disable signal from said selective address comparator circuit or in receiving a block check character other than said predetermined block check character.
Claim 6
Dependent Claim 42 words
The transponder of claim 4, further comprising: a rectifier for rectifying said RF signal; a storage capacitor for storing said rectified RF signal; and a transistor for discharging said storage capacitor in response to said discharge signal from said control logic circuit.
Claim 7
Dependent Claim 23 words
The transponder of claim 5, wherein said transistor discharges said storage capacitor via conduction of said transistor, thereby shorting said capacitor to ground.
Claim 8
Dependent Claim 18 words
The transponder of claim 1, wherein said start value of said CRC generator is stored in said EEPROM.
Claim 9
Dependent Claim 18 words
The transponder of claim 1, wherein said selective address can only be modified at a predetermined time code.
Claim 10
Dependent Claim 14 words
The transponder of claim 8, wherein said time code is stored in said EEPROM.
Claim 11
Dependent Claim 20 words
The transponder of claim 3, wherein said EEPROM circuit has a programming and locking function, but not an unlocking function.

References Cited (Backward Citations)

US5164732A Cited
US5022080A Cited
US5144667A Cited
US5257011A Cited
US5191610A Cited
US5310999A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-07-03 1999-01-02 1999-07-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-07-03 2003-01-02 2003-07-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-07-03 2007-01-02 2007-07-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag