US5422889A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Offset correction circuit
Assignee: Alcatel Lucent NV
•
Filing: 1993-10-28
•
Granted: 1995-06-06
•
Expires: 2013-10-28
Abstract
Abstract The direct conversion receiver DCR receives analog modulating signals with a reference average value and modulated within assigned time slots of a TDMA-structure on a carrier with a carrier frequency FC which changes from time slot to time slot. DCR includes a demodulator circuit DC-coupled to a baseband circuit, the demodulator circuit including a local oscillator LO and a mixer MIX and the baseband circuit including an offset correction circuit OCC/OCC' for updating different variable parameter offset correction values for different FC stored in a memory MEM and compensating offset introduced in DCR. OCC/OCC' determines, upon occurrence of an assigned time slot, an updated offset correction value as a function of an old offset correction value in a corresponding storage location of MEM and the difference between an average value of the analog signal and the reference average value, and thereupon stores the result in the corresponding storage place.
Inventors
- 👤 Joannes M. J. Sevenhans
- 👤 Daniel Sallaerts
- 👤 Arnoul O. G. Vanwelsenaers
- 👤 Jacques Wenin
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 22:17
CPC Classifications
H; H04; H04B; H04B1/00; H04B1/06; H04B1/16; H04B1/30; H03; H03D; H03D3/00; H03D3/007; H03D3/008; H04L; H04L27/00; H04L27/18; H04L27/22; H04L27/233
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
218 words
Offset correction circuit (OCC) for removing offset from an input signal being input thereto in assigned time slots, characterized in that said offset depends upon a variable parameter (FC, GM) whose value is characterized by one of a plurality of possible variable parameter values, one of which is valid in each of said assigned time slots, and that said offset correction circuit (OCC) includes a servo control loop which includes: storage means (MEM) storing a variable parameter offset correction value for each of said plurality of possible variable parameter values; a summing stage (SB, LP2, A2) having a signal input to which said input signal is applied, having at least one parameter input to which one of said variable parameter offset correction values is applied from the storage means, and having an output on which a difference signal is provided; a signal averaging circuit (ADC, AV) for averaging said difference signal over each of said time slots, thereby providing an instant average value; a subtracter circuit (SD) wherein said instant average value is subtracted from a reference average value of said input signal, thereby providing a resulting control value; and a calculating means (DIGF1) which regularly combines said resulting control value with said one variable parameter offset correction value, and stores the result in said storage means (MEM).
Claim 2
Dependent Claim
218 words
Offset correction circuit (OCC) for removing offset from an input signal being input thereto in assigned time slots, characterized in that said offset depends upon a variable parameter (FC, GM) whose value is characterized by one of a plurality of possible variable parameter values, one of which is valid in each of said assigned time slots, and that said offset correction circuit (OCC) includes a servo control loop which includes: storage means (MEM) storing a variable parameter offset correction value for each of said plurality of possible variable parameter values; a summing stage (SB, LP2, A2) having a signal input to which said input signal is applied, having at least one parameter input to which one of said variable parameter offset correction values is applied from the storage means, and having an output on which a difference signal is provided; a signal averaging circuit (ADC, AV) for averaging said difference signal over each of said time slots, thereby providing an instant average value; a subtracter circuit (SD) wherein said instant average value is subtracted from a reference average value of said input signal, thereby providing a resulting control value; and a calculating means (DIGF1) which regularly combines said resulting control value with said one variable parameter offset correction value, and stores the result in said storage means (MEM).
Claim 3
Dependent Claim
97 words
Offset correction circuit (OCC) according to claim 1, characterized in that it is applied in a direct conversion receiver (DCR) including a demodulator circuit (MIX, LO) to an input of said demodulator circuit a carrier modulated by an analog modulating signal in said assigned time slots is applied and which provides at its output a demodulated analog signal constituting said input signal to said offset correction circuit (OCC), that said offset correction circuit (OCC) is included in a baseband circuit (LP1, A1, OCC, LP1', A1', OCC', DSP) which is DC coupled to said demodulator circuit (MIX, LO).
Claim 4
Dependent Claim
22 words
Offset correction circuit (OCC) according to claim 2, characterized in that said carrier has a carrier frequency (FC) constituting said variable parameter.
Claim 5
Dependent Claim
33 words
Offset correction circuit (OCC) according to claim 2, characterized in that said direct conversion receiver (DCR) includes at least one amplifier stage (LNA) having a gain mode (GM) parameter constituting said variable parameter.
Claim 6
Dependent Claim
25 words
Offset correction circuit (OCC) according to claim 2, characterized in that said demodulator circuit (MIX, LO) includes a local oscillator (LO) and a mixer (MIX).
Claim 7
Dependent Claim
85 words
Offset correction circuit (OCC) according to claim 1, characterized in that it includes an additional correction circuit (COMP, DAC2) for determining within each of said time slots a single offset correction value which is independent from said variable parameter (FC, GM), and which is applied to another parameter input of said summing stage (SB, LP2, A2) so that said difference signal is proportional to the difference between said input signal and both said one variable parameter offset correction value and said single offset correction value.
Claim 8
Dependent Claim
95 words
Offset correction circuit (OCC) according to claim 6, characterized in that said assigned time slots each include a leading part (LE) within which said input signal contains no information to be detected, that said demodulator circuit (MIX, LO) is preceded by a switching means (LNA) for disconnecting said analog modulated signal carrier from said demodulator circuit (MIX, LO) during said leading part (LE), and that within said leading part (LE) said single offset correction value is determined in said additional correction circuit (COMP, DAC2) so that the value of said difference signal is substantially zero.
Claim 9
Dependent Claim
90 words
Offset correction circuit (OCC) according to claim 7, characterized in that said additional correction circuit (COMP, DAC2) includes a comparator (COMP) for comparing said difference signal with zero and thereby acting as a one-bit analog-to-digital convertor for providing a comparator output signal to a successive approximative digital to analog convertor (DAC2) for determining in successive steps said single offset correction value so that the value of said difference signal is substantially zero by means of said additional correction circuit (COMP, DAC2) in conjunction with said summing stage (SB, LP2, A2).
Claim 10
Dependent Claim
40 words
Offset correction circuit (OCC) according to claim 1, characterized in that upon starting up said offset correction circuit (OCC) said storage means (MEM) is initialized by a control circuit (CC) with estimated values of said variable parameter offset correction values.
Claim 11
Dependent Claim
37 words
Offset correction circuit (OCC) according to claim 1, characterized in that it includes a forward correction circuit (DIGF2) in which offset remaining on said difference signal is removed by correcting it with a forward offset correction value.
Claim 12
Dependent Claim
64 words
Offset correction circuit (OCC) according to claim 10, characterized in that said forward offset correction value is constituted by said variable parameter offset correction value, and that said forward correction circuit includes a digital filter (DIGF2) to inputs of which said difference signal and said resulting control value are applied and an output of which provides an offset corrected version of said input signal.
References Cited (Backward Citations)
US4852126A
Cited
US4878029A
Cited
WO1991005247A1
Cited
WO1991014311A1
Cited
EP0474615A2
Cited
US5263196A
Cited
US5144256A
Cited
US5307379A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-06-05 | 1998-12-05 | 1999-06-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-06-05 | 2002-12-05 | 2003-06-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-06-05 | 2006-12-05 | 2007-06-06 | $7700.00 | Window Closed / Lapsed |