← Back to Patent Explorer
US5407862A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for manufacturing fine-structured stacked connection layer

Assignee: Renesas Electronics Corp
•
Filing: 1993-11-26
•
Granted: 1995-04-18
•
Expires: 2013-11-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A first insulating layer is formed on a semiconductor substrate. A lower metal layer and a upper metal layer are sequentially formed on the first insulating layer, and also, a second insulating layer is formed thereon. Then, a photoresist pattern is formed, and the second insulating layer and the upper metal layer are etched with a mask of the patterned photoresist layer. Then, the patterned photoresist layer is removed, and a sidewall insulating layer is formed on a side of the upper metal layer. Finally, the lower metal layer is etched with a mask of the second insulating layer and the sidewall insulating layer.

Inventors

  • 👤 Hidenobu Miyamoto

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 18:00
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/435; H10D; H10D64/00; H10D64/01; H10D64/011; H10W20/425

Claims Analysis

Total Claims: 20
Claim 1
Independent Claim 159 words
A method for manufacturing a metal connection layer, comprising the steps of: forming an insulating layer on a semiconductor substrate; forming a lower metal layer on said insulating layer, said lower metal layer being made of high melting temperature metal including one of titanium, an alloy of titanium, tungsten and an alloy of tungsten; forming an upper metal layer on said lower metal layer, said upper metal layer being made of a non-high melting temperature metal including one of aluminium and an alloy of aluminium; forming a second insulating layer on said upper metal layer; forming a photoresist layer; patterning said photoresist layer; etching said second insulating layer and said upper metal layer with a mask of said patterned photoresist layer; removing said patterned photoresist layer; forming a sidewall insulating layer on a side of said etched upper metal layer; and etching said lower metal layer with a mask of said second insulating layer and said sidewall insulating layer.
Claim 2
Independent Claim 159 words
A method for manufacturing a metal connection layer, comprising the steps of: forming an insulating layer on a semiconductor substrate; forming a lower metal layer on said insulating layer, said lower metal layer being made of high melting temperature metal including one of titanium, an alloy of titanium, tungsten and an alloy of tungsten; forming an upper metal layer on said lower metal layer, said upper metal layer being made of a non-high melting temperature metal including one of aluminium and an alloy of aluminium; forming a second insulating layer on said upper metal layer; forming a photoresist layer; patterning said photoresist layer; etching said second insulating layer and said upper metal layer with a mask of said patterned photoresist layer; removing said patterned photoresist layer; forming a sidewall insulating layer on a side of said etched upper metal layer; and etching said lower metal layer with a mask of said second insulating layer and said sidewall insulating layer.
Claim 3
Dependent Claim 50 words
A method as set forth in claim 1, further comprising the steps of: forming an impurity region in said semiconductor substrate; and forming an opening in said first insulating layer, said lower metal forming step forming said lower metal layer so that said lower metal layer reaches said impurity region.
Claim 4
Dependent Claim 28 words
A method as set forth in claim 1, wherein said high melting temperature metal comprises at least one of titanium, titanium nitride, titanium tungsten, tungsten silicide and tungsten.
Claim 5
Dependent Claim 28 words
A method as set forth in claim 1, wherein said non-high melting temperature metal comprises at least one of aluminium, aluminium silicon alloy, aluminium-copper alloy, and aluminium-silicon-copper alloy.
Claim 6
Independent Claim 198 words
A method for manufacturing a metal connection layer, comprising the steps of: forming an insulating layer on a semiconductor substrate; forming a first metal layer having a high melting temperature on said insulating layer; forming a second metal layer having a non-high melting temperature on said first metal layer; forming a third metal layer having a high melting temperature on said second metal layer; forming a second insulating layer on said third metal layer; forming a photoresist layer; patterning said photoresist layer; etching said second insulating layer, said third metal layer, and said second metal layer with a mask of said patterned photoresist layer; removing said patterned photoresist layer; forming a sidewall insulating layer on a side of said third metal layer and said second metal layer; and etching said lower metal layer with a mask of said second insulating layer and said sidewall insulating layer, each of said first and third metal layers being made of a high melting temperature metal including at least one of titanium, a titanium alloy, tungsten and a tungsten alloy, said second metal layer being made of a non-high melting temperature metal including at lease one of aluminium and an aluminium alloy.
Claim 7
Independent Claim 198 words
A method for manufacturing a metal connection layer, comprising the steps of: forming an insulating layer on a semiconductor substrate; forming a first metal layer having a high melting temperature on said insulating layer; forming a second metal layer having a non-high melting temperature on said first metal layer; forming a third metal layer having a high melting temperature on said second metal layer; forming a second insulating layer on said third metal layer; forming a photoresist layer; patterning said photoresist layer; etching said second insulating layer, said third metal layer, and said second metal layer with a mask of said patterned photoresist layer; removing said patterned photoresist layer; forming a sidewall insulating layer on a side of said third metal layer and said second metal layer; and etching said lower metal layer with a mask of said second insulating layer and said sidewall insulating layer, each of said first and third metal layers being made of a high melting temperature metal including at least one of titanium, a titanium alloy, tungsten and a tungsten alloy, said second metal layer being made of a non-high melting temperature metal including at lease one of aluminium and an aluminium alloy.
Claim 8
Dependent Claim 50 words
A method as set forth in claim 5, further comprising the steps of: forming an impurity region in said semiconductor substrate; and forming an opening in said first insulating layer, said first metal forming step forming said lower metal layer so that said lower metal layer reaches said impurity region.
Claim 9
Dependent Claim 28 words
A method as set forth in claim 5, wherein said high melting temperature metal comprises at least one of titanium, titanium nitride, titanium tungsten, tungsten silicide and tungsten.
Claim 10
Dependent Claim 28 words
A method as set forth in claim 5, wherein said non-high melting temperature metal comprises at least one of aluminium, aluminium silicon alloy, aluminium-copper alloy, and aluminium-silicon-copper alloy.
Claim 11
Independent Claim 198 words
A method for manufacturing a connection layer, comprising the steps of: forming an impurity region in a semiconductor substrate; forming a first insulating layer on the semiconductor substrate; forming an opening in said first insulating layer, said opening reaching said impurity region; forming first, second, third and fourth metal layers on said first insulating layer sequentially, said first metal layer being made of a high melting temperature metal, said second metal layer being made of a high melting temperature metal, said third metal layer being made of aluminium, said fourth metal layer being made of a high melting temperature metal; forming a second insulating layer on said fourth metal layer; forming a photoresist layer; patterning said photoresist layer; etching said second insulating layer and said fourth and third metal layers with a mask of said patterned photoresist layer; removing said patterned photoresist layer; forming a sidewall insulating layer on a side of said fourth and third metal layers; and etching said second and first metal layers with a mask of said second insulating layer and said sidewall insulating layer, said high melting temperature metals including at least one of titanium, a titanium alloy, tungsten and a tungsten alloy.
Claim 12
Independent Claim 198 words
A method for manufacturing a connection layer, comprising the steps of: forming an impurity region in a semiconductor substrate; forming a first insulating layer on the semiconductor substrate; forming an opening in said first insulating layer, said opening reaching said impurity region; forming first, second, third and fourth metal layers on said first insulating layer sequentially, said first metal layer being made of a high melting temperature metal, said second metal layer being made of a high melting temperature metal, said third metal layer being made of aluminium, said fourth metal layer being made of a high melting temperature metal; forming a second insulating layer on said fourth metal layer; forming a photoresist layer; patterning said photoresist layer; etching said second insulating layer and said fourth and third metal layers with a mask of said patterned photoresist layer; removing said patterned photoresist layer; forming a sidewall insulating layer on a side of said fourth and third metal layers; and etching said second and first metal layers with a mask of said second insulating layer and said sidewall insulating layer, said high melting temperature metals including at least one of titanium, a titanium alloy, tungsten and a tungsten alloy.
Claim 13
Independent Claim 293 words
A method for manufacturing a connection layer, comprising the steps of: forming an impurity region in a semiconductor substrate; forming a first insulating layer on the semiconductor substrate; forming an opening in said insulating layer, said opening reaching said impurity region; forming a first high melting temperature metal layer on said first insulating layer, said first high melting temperature metal layer having a contact characteristic for contact to said first insulating layer; forming a second high melting temperature metal layer on said first metal layer, said second high melting temperature metal having a step coverage characteristic; forming a non-high melting temperature metal layer on said second high melting temperature metal layer, said non-high temperature metal layer having a high conductivity; forming a third high melting temperature metal layer on said non-high melting temperature metal layer; forming a second insulating layer on said third high melting temperature metal layer, said third metal layer having a contact characteristic for contact to said second insulating layer; forming a photoresist layer; patterning said photoresist layer; etching said second insulating layer, said third metal layer and said non-high melting temperature metal layer with a mask of said patterned photoresist layer; removing said patterned photoresist layer; forming a third insulating layer; etching back said third insulating layer to form a sidewall insulating layer on a side of said third metal layer and said non-high melting temperature layer; and etching said second and first metal layers with a mask of said second insulating layer and said sidewall insulating layer, said first, second and third high melting temperature metal layers each including at least one of titanium, a titanium alloy, tungsten and a tungsten alloy, said non-high melting temperature metal layer including at least one of aluminium and an aluminium alloy.
Claim 14
Independent Claim 293 words
A method for manufacturing a connection layer, comprising the steps of: forming an impurity region in a semiconductor substrate; forming a first insulating layer on the semiconductor substrate; forming an opening in said insulating layer, said opening reaching said impurity region; forming a first high melting temperature metal layer on said first insulating layer, said first high melting temperature metal layer having a contact characteristic for contact to said first insulating layer; forming a second high melting temperature metal layer on said first metal layer, said second high melting temperature metal having a step coverage characteristic; forming a non-high melting temperature metal layer on said second high melting temperature metal layer, said non-high temperature metal layer having a high conductivity; forming a third high melting temperature metal layer on said non-high melting temperature metal layer; forming a second insulating layer on said third high melting temperature metal layer, said third metal layer having a contact characteristic for contact to said second insulating layer; forming a photoresist layer; patterning said photoresist layer; etching said second insulating layer, said third metal layer and said non-high melting temperature metal layer with a mask of said patterned photoresist layer; removing said patterned photoresist layer; forming a third insulating layer; etching back said third insulating layer to form a sidewall insulating layer on a side of said third metal layer and said non-high melting temperature layer; and etching said second and first metal layers with a mask of said second insulating layer and said sidewall insulating layer, said first, second and third high melting temperature metal layers each including at least one of titanium, a titanium alloy, tungsten and a tungsten alloy, said non-high melting temperature metal layer including at least one of aluminium and an aluminium alloy.
Claim 15
Dependent Claim 56 words
A method as set forth in claim 10, wherein said first high melting temperature metal layer is made of titanium tungsten, said second high melting temperature metal layer is made of tungsten, said non-high melting temperature metal layer is made of aluminium alloy, and said third high melting temperature metal layer is made of titanium tungsten.
Claim 16
Dependent Claim 19 words
A method as recited in claim 1, wherein said etching steps are carried out using a dry etching process.
Claim 17
Dependent Claim 19 words
A method as recited in claim 5, wherein said etching steps are carried out using a dry etching process.
Claim 18
Dependent Claim 19 words
A method as recited in claim 9, wherein said etching steps are carried out using a dry etching process.
Claim 19
Dependent Claim 35 words
A method as recited in claim 10, wherein said step of etching said second insulating layer, said third metal layer and said non-high melting temperature metal layer is carried out using a dry etching process.
Claim 20
Dependent Claim 29 words
A method as recited in claim 10, wherein said step of etching said second insulating layer and said sidewall insulating layer is carried out using a dry etching process.

References Cited (Backward Citations)

US5100838A Cited
US5262352A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-04-17 1998-10-17 1999-04-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-04-17 2002-10-17 2003-04-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-04-17 2006-10-17 2007-04-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag