Simulator for simulating circuit operation

Claim 1

A circuit simulator for detecting timing errors of electronic devices and loop circuits of an object circuit while simulating an operation of said object circuit, wherein at least one of said electronic devices and loop circuits is a delay element, said circuit simulator comprising: information table storage means having a storage area assigned to each of said electronic devices and loop circuits; object detection means, connected to said object circuit, for identifying all electronic devices and loop circuits of said object circuit as possible candidates for timing error checking upon ascertaining object circuit information relating to the presence of electronic devices and loop circuits and interconnections therebetween; recognition means for receiving selected device information from a user indicating which of said electronic devices are to be checked for timing errors and selected loop circuit information from said user indicating which of said loop circuits are to be checked for timing errors and acknowledging a presence of the corresponding electronic devices and loop circuits of said object circuit by outputting signals indicating a presence of said electronic devices and said loop circuits selected by said user; timing check primitive adding means, connected to receive said signals indicating which of said electronic devices and loop circuits of said object circuit are to be checked for timing errors output from said recognition means, for generating simulation control data which controls simulation of each of said electronic devices and loop circuits acknowledged by said recognition means; simulation executing means, connected to said object circuit, for supplying a plurality of test pattern input terminals provided on said object circuit with a plurality of test pattern input signals to thereby simulate an operation of each of said electronic devices and said loop circuits acknowledged by said recognition means, and for outputting signals indicating level transitions on test pattern output terminals of said object circuit; information table recording means, connected to receive said signals output from said simulation executing means indicating that a level transition has occurred on a test pattern output terminal provided on said object circuit during simulation of one of said electronic devices or loop circuits, for writing information to a storage area of said information table storage means assigned to the electronic device or loop circuit on whose output said level transition appears, wherein said information includes at least a first component representing a substance of said level transition and a second component identifying a test pattern input terminal of said object circuit to which a test pattern input signal causing said level transition is applied; timing error detection means, connected to said simulation executing means, for detecting timing errors on respective test pattern input terminals and output terminals of said object circuit and outputting timing error signals; timing error cause analyzing means, connected to receive said timing error signals output by said timing error detection means, for providing information specifying at least a substance of a detected timing error and an input test pattern signal which has produced said timing error, in accordance with the contents of a storage area of said information table storage means to which the electronic device or loop circuit exhibiting said timing error is assigned; and timing error message means, connected to receive said information specifying at least a substance of a detected timing error and an input test pattern signal which has produced said timing error output from said timing error cause analyzing means, for outputting a timing error message including information representing a substance of said timing error and a test pattern input signal which produced said timing error.