US5402390A — Fuse selectable timing signals for internal signa…

Claim 1

Independent Claim 137 words

A dynamic random access memory part comprising: an array of memory cells for storing one data bit in one data cell, the array of memory cells including redundant cells selected by fuses after testing of the part to replace defective memory cells; peripheral circuits for generating internal signals to operate the array of memory cells upon receipt of timing signals representing selected times; oscillator circuits for producing a clock signal, the clock signal occurring at a frequency that can vary from part to part; timing circuits receiving the clock signal and producing the timing signals; switch circuits coupling selected timing signals between the timing circuits and the peripheral circuits in response to receipt of a switch signal; and fuse circuits including a fuse and producing said switch signal in response to the fuse being open and closed.

Claim 2

Dependent Claim 137 words

A dynamic random access memory part comprising: an array of memory cells for storing one data bit in one data cell, the array of memory cells including redundant cells selected by fuses after testing of the part to replace defective memory cells; peripheral circuits for generating internal signals to operate the array of memory cells upon receipt of timing signals representing selected times; oscillator circuits for producing a clock signal, the clock signal occurring at a frequency that can vary from part to part; timing circuits receiving the clock signal and producing the timing signals; switch circuits coupling selected timing signals between the timing circuits and the peripheral circuits in response to receipt of a switch signal; and fuse circuits including a fuse and producing said switch signal in response to the fuse being open and closed.

Claim 3

Dependent Claim 15 words

The part of claim 1 in which the timing signals are binary weighted count signals.

Claim 4

Dependent Claim 24 words

The part of claim 1 in which the fuse circuit receives a power on reset signal conditioning the fuse circuit in a desired state.

Claim 5

Dependent Claim 20 words

The part of claim 1 in which the peripheral circuits include internal RAS -- generator circuits and wakeup generator circuits.

Claim 6

Dependent Claim 16 words

The part of claim 1 in which the fuse is opened to select alternate timing signals.

Claim 7

Dependent Claim 37 words

The part of claim 1 in which the timing signals are binary weighted count signals q0, q0 -- through q8, q8 -- and the switch circuits select between coupling q8 and q8 -- to the peripheral circuits.

Claim 8

Dependent Claim 36 words

The part of claim 1 in which the timing signals are binary weighted count signals and the peripheral circuits include binary count decoders to generate the internal signals at certain times represented by the binary counts.

Claim 9

Dependent Claim 19 words

The part of claim 1 in which the timing circuits receive a clear signal to initiate the timing signals.

Claim 10

Dependent Claim 23 words

The part of claim 1 in which the peripheral circuits include metal option switches for selecting timing signals to generate the internal signals.

Claim 11

Dependent Claim 181 words

Switching circuits for a dynamic random access memory part that includes true and inverted binary count signals used for timing, the switching circuits comprising: pass circuits having a pair of inputs, which receive the true and inverted states of the same binary count, an output and two pairs of transistors, each pair of transistors being connected to one of the inputs, each pair of transistors including an N-channel transistor and a P-channel transistor connected in parallel, the gate of the N-channel transistor in one pair being connected to the gate of the P-channel transistor in the other pair, both pairs of transistors being connected to the output, the pass circuits including an inverter having an input connected to the gate of one N-channel transistor and having an output connected to the gate of the other N-channel transistor; and fuse circuits including a fuse and a latch, the fuse being connected in series between a pair of transistors and to the input to the latch, the output of the latch being connected to the input of the inverter in the pass circuits.

Claim 12

Dependent Claim 181 words

Switching circuits for a dynamic random access memory part that includes true and inverted binary count signals used for timing, the switching circuits comprising: pass circuits having a pair of inputs, which receive the true and inverted states of the same binary count, an output and two pairs of transistors, each pair of transistors being connected to one of the inputs, each pair of transistors including an N-channel transistor and a P-channel transistor connected in parallel, the gate of the N-channel transistor in one pair being connected to the gate of the P-channel transistor in the other pair, both pairs of transistors being connected to the output, the pass circuits including an inverter having an input connected to the gate of one N-channel transistor and having an output connected to the gate of the other N-channel transistor; and fuse circuits including a fuse and a latch, the fuse being connected in series between a pair of transistors and to the input to the latch, the output of the latch being connected to the input of the inverter in the pass circuits.

Claim 13

Dependent Claim 29 words

The switching circuits of claim 10 in which the fuse circuits receive a power on reset signal applied to the pair of transistors connected in series with the fuse.

Claim 14

Dependent Claim 26 words

The switching circuits of claim 10 in which opening the fuse selects an alternate binary count to be applied to the output of the pass circuits.

Claim 15

Dependent Claim 83 words

A process of making a dynamic random access memory part comprising: fabricating the part to include fuses for selecting redundant cells that replace defective cells and to include at least one fuse for selecting between certain timing circuits signals; testing the part to ascertain the location of defective cells and ascertain the frequency of timing circuits; affecting the fuses to select redundant cells for replacing the defective cells; and affecting the at least one fuse to select between the certain timing circuits signals.

Claim 16

Dependent Claim 83 words

A process of making a dynamic random access memory part comprising: fabricating the part to include fuses for selecting redundant cells that replace defective cells and to include at least one fuse for selecting between certain timing circuits signals; testing the part to ascertain the location of defective cells and ascertain the frequency of timing circuits; affecting the fuses to select redundant cells for replacing the defective cells; and affecting the at least one fuse to select between the certain timing circuits signals.

Claim 17

Dependent Claim 25 words

The process of claim 13 in which affecting the at least one fuse to select the frequency of the timing circuits includes blowing a fuse.

Claim 18

Dependent Claim 17 words

The process of claim 13 including forming metal option switches to select the certain timing circuit signals.

Claim 19

Dependent Claim 76 words

A dynamic random access memory part comprising: an array of memory cells; peripheral circuits for generating internal signals to operate the array of memory cells in response to timing signals; and timing circuits for generating the timing signals, the timing circuits including a fuse, the fuse capable of being blown after fabrication of the part, wherein blowing of the fuse changes the timing circuits wherein at least one timing signal is altered by a predetermined amount.

Claim 20

Dependent Claim 76 words

A dynamic random access memory part comprising: an array of memory cells; peripheral circuits for generating internal signals to operate the array of memory cells in response to timing signals; and timing circuits for generating the timing signals, the timing circuits including a fuse, the fuse capable of being blown after fabrication of the part, wherein blowing of the fuse changes the timing circuits wherein at least one timing signal is altered by a predetermined amount.

Claim 21

Dependent Claim 76 words

A process for fabricating a dynamic random access memory part, the process comprising the steps of: in a part in which timing signals are used to control operation of an array of storage cells, fabricating the a timing circuit in the part to include a fuse, wherein a state of the fuse determines a timing property of at least one timing signal, a state of the fuse capable of being changed after fabrication of the part.

Claim 22

Dependent Claim 76 words

A process for fabricating a dynamic random access memory part, the process comprising the steps of: in a part in which timing signals are used to control operation of an array of storage cells, fabricating the a timing circuit in the part to include a fuse, wherein a state of the fuse determines a timing property of at least one timing signal, a state of the fuse capable of being changed after fabrication of the part.

Claim 23

Dependent Claim 22 words

The process of claim 17 further including the step of changing the state of the fuse after the part has been tested.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1998-03-27	1998-09-26	1999-03-28	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	2002-03-27	2002-09-26	2003-03-28	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2006-03-27	2006-09-26	2007-03-28	$7700.00	Window Closed / Lapsed

Fuse selectable timing signals for internal signal generators

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag