← Back to Patent Explorer
US5397918A Expired / Lapsed US ⏱️ 0.0 years remaining

Ceramic package for housing a semiconductor device

Assignee: Nippon Steel and Sumikin Electronics Devices Inc
•
Filing: 1992-03-23
•
Granted: 1995-03-14
•
Expires: 2012-03-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A glass sealing type ceramic package comprises: a ceramic substrate having a cavity for disposing a semiconductor device therein and a glass layer on a first main surface of the ceramic substrate, a ceramic cap having a glass layer on a second main surface thereof, a plurality of lead frames supported by opposing the first and second main surfaces to each other, and the semiconductor device being hermetically sealed in the cavity by fusing the first and second glass layers. According to a feature of this invention, the first main surface of the ceramic substrate is formed by a metallized layer; the glass layer is formed on the metallized layer, leaving a narrower outer periphery of the substrate; 70 to 90% of said lead frames are connected directly to a pad of the semiconductor device by way of metal wires; and a remainder thereof is connected indirectly to the pad of the semiconductor device by way of the metallized layer.

Inventors

  • 👤 Masao Yokochi
  • 👤 Yikio Katutani
  • 👤 Kohichi Kumazawa
  • 👤 Tetuo Nomura

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 15:55
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/40; H10W70/479; H10W76/00; H10W76/60; H10W70/60; H10W70/62; H10W70/65; H10W72/00; H10W72/50; H10W76/10; H10W76/12; H10W76/15; H10W76/157; H10W76/17; H10W76/18; H10W70/67; H10W70/68; H10W70/682; H10W72/071; H10W72/075; H10W72/07551; H10W72/07554; H10W72/541; H10W72/5449; H10W72/547; H10W72/5473; H10W72/551; H10W72/552; H10W72/5522; H10W72/5524; H10W90/00; H10W90/701; H10W90/751; H10W90/754; H10W90/756

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 171 words
A glass sealing type ceramic package for housing a semiconductor device, comprising: a ceramic substrate having a cavity with said semiconductor device disposed therein; said ceramic substrate having an elevated surface disposed about a periphery of said cavity; a metallized layer disposed on said elevated surface of said ceramic substrate; said metallized layer on said elevated surface defining an outer ceramic periphery and covering no more than a portion of said elevated surface; a first glass layer on said metallized layer and said outer ceramic periphery; a lead frame, having a plurality of inwardly facing leads, disposed on said first glass layer; first means for connecting a portion of said leads directly to said semiconductor device; second means for connecting a remainder of said leads to said semiconductor device through said metallized layer; a ceramic cap having a second glass layer disposed about a periphery of said ceramic cap; and said semiconductor device is hermetically sealed in said cavity by fusion of said first and second glass layers to each other.
Claim 2
Dependent Claim 171 words
A glass sealing type ceramic package for housing a semiconductor device, comprising: a ceramic substrate having a cavity with said semiconductor device disposed therein; said ceramic substrate having an elevated surface disposed about a periphery of said cavity; a metallized layer disposed on said elevated surface of said ceramic substrate; said metallized layer on said elevated surface defining an outer ceramic periphery and covering no more than a portion of said elevated surface; a first glass layer on said metallized layer and said outer ceramic periphery; a lead frame, having a plurality of inwardly facing leads, disposed on said first glass layer; first means for connecting a portion of said leads directly to said semiconductor device; second means for connecting a remainder of said leads to said semiconductor device through said metallized layer; a ceramic cap having a second glass layer disposed about a periphery of said ceramic cap; and said semiconductor device is hermetically sealed in said cavity by fusion of said first and second glass layers to each other.
Claim 3
Dependent Claim 170 words
A glass sealing type ceramic package for housing a semiconductor device, comprising: a ceramic substrate having a cavity with said semiconductor device disposed therein; a metallized layer on a surface of said ceramic substrate about a periphery of said cavity; said metallized layer on said surface defining an outer ceramic periphery and covering no more than a portion of said surface: a first glass layer on said metallized layer and said outer ceramic periphery; a lead frame, having a plurality of inwardly facing leads, disposed on said first glass layer; first means for connecting a portion of said leads directly to said semiconductor device: second means for connecting a remainder of said leads to said semiconductor device through said metallized layer; a ceramic cap having a second glass layer disposed about a periphery of said ceramic cap: said semiconductor device being hermetically sealed in said cavity by fusion of said first and second glass layers to each other: and said portion being 70-90% of a total number of said leads.
Claim 4
Dependent Claim 170 words
A glass sealing type ceramic package for housing a semiconductor device, comprising: a ceramic substrate having a cavity with said semiconductor device disposed therein; a metallized layer on a surface of said ceramic substrate about a periphery of said cavity; said metallized layer on said surface defining an outer ceramic periphery and covering no more than a portion of said surface: a first glass layer on said metallized layer and said outer ceramic periphery; a lead frame, having a plurality of inwardly facing leads, disposed on said first glass layer; first means for connecting a portion of said leads directly to said semiconductor device: second means for connecting a remainder of said leads to said semiconductor device through said metallized layer; a ceramic cap having a second glass layer disposed about a periphery of said ceramic cap: said semiconductor device being hermetically sealed in said cavity by fusion of said first and second glass layers to each other: and said portion being 70-90% of a total number of said leads.
Claim 5
Dependent Claim 22 words
The glass sealing type ceramic package for housing a semiconductor device according to claim 1, wherein said metallized layer is evaporated aluminum.
Claim 6
Dependent Claim 26 words
The glass sealing type ceramic package for housing a semiconductor device according to claim 1, wherein said first and second means for connecting are metal wires.
Claim 7
Dependent Claim 174 words
A glass sealing type ceramic package for housing a semiconductor device, comprising: a ceramic substrate having a cavity with said semiconductor device disposed therein; a metallized layer on a surface of said ceramic substrate about a periphery of said cavity; said metallized layer on said surface defining an outer ceramic periphery and covering no more than a portion of said surface; said metallized layer divided into a plurality of independent conductive sectors; a first glass layer on said metallized layer and said outer ceramic periphery; a lead frame, having a plurality of inwardly facing leads, disposed on said first glass layer; first means for connecting a portion of said leads directly to said semiconductor device; second means for connecting a remainder of said leads to said semiconductor device through at least one said independent conductive sectors; a ceramic cap having a second glass layer disposed about a periphery of said ceramic cap; and said semiconductor device is hermetically sealed in said cavity by fusion of said first and second glass layers to each other.
Claim 8
Dependent Claim 174 words
A glass sealing type ceramic package for housing a semiconductor device, comprising: a ceramic substrate having a cavity with said semiconductor device disposed therein; a metallized layer on a surface of said ceramic substrate about a periphery of said cavity; said metallized layer on said surface defining an outer ceramic periphery and covering no more than a portion of said surface; said metallized layer divided into a plurality of independent conductive sectors; a first glass layer on said metallized layer and said outer ceramic periphery; a lead frame, having a plurality of inwardly facing leads, disposed on said first glass layer; first means for connecting a portion of said leads directly to said semiconductor device; second means for connecting a remainder of said leads to said semiconductor device through at least one said independent conductive sectors; a ceramic cap having a second glass layer disposed about a periphery of said ceramic cap; and said semiconductor device is hermetically sealed in said cavity by fusion of said first and second glass layers to each other.

References Cited (Backward Citations)

US4796083A Cited
JPH01111342A Cited
JPH01278760A Cited
US4992628A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-03-13 1998-09-12 1999-03-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-03-13 2002-09-12 2003-03-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-03-13 2006-09-12 2007-03-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag