US5394012A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device and manufacturing method of the same
Assignee: PROLAC Inc
•
Filing: 1993-10-14
•
Granted: 1995-02-28
•
Expires: 2013-10-14
Abstract
Abstract Source/drain diffusion regions are formed at a surface of a silicon substrate, which is substantially flat and has a first surface roughness. Surfaces of the source/drain diffusion regions are covered with a polysilicon film having a surface which has a second surface roughness larger than the first surface roughness. The polysilicon film is removed by etching to expose the surfaces of the source/drain diffusion regions. Owing to this etching for removal, the surfaces of the source/drain diffusion regions have a third surface roughness larger than the first surface roughness.
Inventors
- 👤 Hiroshi Kimura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 09:02
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/033; H10B12/038; H10D; H10D1/00; H10D1/60; H10D1/68; H10D1/692; H10D1/711; H10D64/00; H10D64/01; H10D64/011; H10D64/0111
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
119 words
An interconnection structure of a semiconductor device, comprising: a semiconductor substrate having a main surface having a first surface roughness; a conductive region formed in the main surface of said semiconductor substrate and having a surface portion which has a second surface roughness larger than said first surface roughness; an insulating layer formed on said conductive region and having an opening reaching said surface portion having the second surface roughness; a conductive layer formed on a sidewall of said opening of said insulating layer; and an interconnection layer formed to be in contact with said surface portion of said conductive region having the second surface roughness, and formed of a material different from the material of said conductive layer.
Claim 2
Dependent Claim
119 words
An interconnection structure of a semiconductor device, comprising: a semiconductor substrate having a main surface having a first surface roughness; a conductive region formed in the main surface of said semiconductor substrate and having a surface portion which has a second surface roughness larger than said first surface roughness; an insulating layer formed on said conductive region and having an opening reaching said surface portion having the second surface roughness; a conductive layer formed on a sidewall of said opening of said insulating layer; and an interconnection layer formed to be in contact with said surface portion of said conductive region having the second surface roughness, and formed of a material different from the material of said conductive layer.
Claim 3
Dependent Claim
18 words
The interconnection structure of the semiconductor device according to claim 1, wherein said conductive layer includes polycrystalline silicon.
Claim 4
Dependent Claim
17 words
The interconnection structure of a semiconductor device according to claim 1, wherein said interconnection layer includes aluminum.
Claim 5
Dependent Claim
169 words
An interconnection structure of a semiconductor device, comprising: a semiconductor substrate having a main surface having a first surface roughness; a conductive region formed in the main surface of said semiconductor substrate and having a surface portion which has a second surface roughness larger than said first surface roughness; an insulating layer formed on said conductive region and having an opening reaching said surface portion having the second surface roughness; and an interconnection layer of a conductive material formed on sidewall of said opening of said insulating layer to be in contact with said surface portion having the second surface roughness of said conductive region; wherein the region of said interconnection layer on the main surface of said semiconductor substrate has a prescribed width, and the surface portion of said conductive region having the second surface roughness which is in contact with said interconnection layer extends below the main surface of said semiconductor substrate and has a width which is larger than the prescribed width of said interconnection layer.
Claim 6
Dependent Claim
169 words
An interconnection structure of a semiconductor device, comprising: a semiconductor substrate having a main surface having a first surface roughness; a conductive region formed in the main surface of said semiconductor substrate and having a surface portion which has a second surface roughness larger than said first surface roughness; an insulating layer formed on said conductive region and having an opening reaching said surface portion having the second surface roughness; and an interconnection layer of a conductive material formed on sidewall of said opening of said insulating layer to be in contact with said surface portion having the second surface roughness of said conductive region; wherein the region of said interconnection layer on the main surface of said semiconductor substrate has a prescribed width, and the surface portion of said conductive region having the second surface roughness which is in contact with said interconnection layer extends below the main surface of said semiconductor substrate and has a width which is larger than the prescribed width of said interconnection layer.
Claim 7
Dependent Claim
160 words
An interconnection layer of a semiconductor device, comprising: a semiconductor substrate having a main surface having a first surface roughness; a conductive region formed in the main surface of said semiconductor substrate which has a surface portion having a second surface roughness which is larger than said first surface roughness; an insulating layer formed on said conductive region and having an opening reaching said surface portion having the second surface roughness; and an interconnection layer formed on said insulating layer to be in contact with the surface portion having the second surface roughness of said conductive region through said opening; wherein said second surface roughness is defined by unevenness at the surface portion of said conductive region, distance between adjacent protruding portions of said unevenness being within the range of from 10 nm to 200 nm, and difference in level between adjacent protruding and depressed portions of said unevenness being within the range of from 5 nm to 100 nm.
Claim 8
Dependent Claim
160 words
An interconnection layer of a semiconductor device, comprising: a semiconductor substrate having a main surface having a first surface roughness; a conductive region formed in the main surface of said semiconductor substrate which has a surface portion having a second surface roughness which is larger than said first surface roughness; an insulating layer formed on said conductive region and having an opening reaching said surface portion having the second surface roughness; and an interconnection layer formed on said insulating layer to be in contact with the surface portion having the second surface roughness of said conductive region through said opening; wherein said second surface roughness is defined by unevenness at the surface portion of said conductive region, distance between adjacent protruding portions of said unevenness being within the range of from 10 nm to 200 nm, and difference in level between adjacent protruding and depressed portions of said unevenness being within the range of from 5 nm to 100 nm.
Claim 9
Dependent Claim
74 words
The interconnection structure of a semiconductor device according to claim 5, wherein said second surface roughness is defined by the unevenness of the surface portion of said conductive region, the distance between adjacent protruding portions of said unevenness being within the range of from 80 nm to 100 nm and the difference in level between adjacent protruding and depressed portions of said unevenness being within the range of from 40 nm to 50 nm.
Claim 10
Dependent Claim
45 words
The interconnection structure of a semiconductor device according to claim 5, wherein the difference in level between adjacent protruding and depressed portions of said unevenness is at least one fourth of the distance between adjacent protruding portions of said unevenness defining said second surface roughness.
Claim 11
Dependent Claim
170 words
A semiconductor device, comprising: a semiconductor substrate having a main surface having a first surface roughness; a conductive region formed in the main surface of said semiconductor substrate; a conductive layer formed to be in contact with said conductive region and having a surface portion which has a second surface roughness larger than said first surface roughness; an insulating layer formed on said conductive layer and having an opening reaching the surface portion having the second surface roughness of said conductive layer; an interconnection layer formed on said insulating layer to be in contact with the surface portion having the second surface roughness of said conductive layer through said opening; wherein said second surface roughness is defined by unevenness of the surface portion of said conductive layer, distance between adjacent protruding portions of said unevenness being within the range of from 10 nm to 200 nm, and difference in level between adjacent protruding and depressed portions of said unevenness being within the range of from 5 nm to 100 nm.
Claim 12
Dependent Claim
170 words
A semiconductor device, comprising: a semiconductor substrate having a main surface having a first surface roughness; a conductive region formed in the main surface of said semiconductor substrate; a conductive layer formed to be in contact with said conductive region and having a surface portion which has a second surface roughness larger than said first surface roughness; an insulating layer formed on said conductive layer and having an opening reaching the surface portion having the second surface roughness of said conductive layer; an interconnection layer formed on said insulating layer to be in contact with the surface portion having the second surface roughness of said conductive layer through said opening; wherein said second surface roughness is defined by unevenness of the surface portion of said conductive layer, distance between adjacent protruding portions of said unevenness being within the range of from 10 nm to 200 nm, and difference in level between adjacent protruding and depressed portions of said unevenness being within the range of from 5 nm to 100 nm.
Claim 13
Dependent Claim
70 words
The semiconductor device according to claim 8, wherein said second surface roughness is defined by the unevenness of the surface portion of said conductive layer, the distance between adjacent protruding portions of said unevenness being within the range of from 80 nm to 100 nm, and the difference in level between adjacent protruding and depressed portions of said unevenness being within the range of from 40 nm to 50 nm.
Claim 14
Dependent Claim
41 words
The semiconductor device according to claim 8, wherein the difference in level between adjacent protruding and depressed portions of said unevenness is at least one fourth of the distance between adjacent protruding portions of said unevenness defining said second surface roughness.
Claim 15
Dependent Claim
14 words
The semiconductor device according to claim 8, wherein said conductive layer includes polycrystalline silicon.
Claim 16
Dependent Claim
147 words
The semiconductor device according to claim 8, wherein said conductive layer includes a first conductive layer and a second conductive layer, said first conductive layer is formed to be in contact with said conductive region and having a surface portion which has a third surface roughness larger than said first surface roughness, said second conductive layer is formed to be in contact with the surface portion having the third surface roughness of said first conductive layer, and having said surface portion having said second surface roughness, and said third surface roughness is defined by unevenness of the surface portion of said first conductive layer, distance between adjacent protruding portions of said unevenness being within the range of from 10 nm to 200 nm, and difference in level between adjacent protruding and depressed portions of said unevenness being within the range of from 5 nm to 100 nm.
Claim 17
Dependent Claim
70 words
The semiconductor device according to claim 12, wherein said third surface roughness is defined by the unevenness of the surface portion of said first conductive layer, the distance between adjacent protruding portions of said unevenness being within the range of from 80 nm to 100 nm, and difference in level between adjacent protruding and depressed portions of said unevenness being within the range of from 40 nm to 50 nm.
Claim 18
Dependent Claim
41 words
The semiconductor device according to claim 12, wherein the difference in level between adjacent protruding and depressed portions of said unevenness is at least one fourth of the distance between adjacent protruding portions of said unevenness defining said third surface roughness.
Claim 19
Dependent Claim
18 words
The semiconductor device according to claim 12, wherein said first and second conductive layers include a silicon layer.
Claim 20
Dependent Claim
100 words
The semiconductor device according to claim 8, wherein said conductive region has a surface portion having a fourth surface roughness which is larger than said first surface roughness at a portion which is in contact with said conductive layer, and said fourth surface roughness is defined by unevenness of the surface portion of said conductive region, the distance between adjacent protruding portions of said unevenness being within the range of from 10 nm to 200 nm, and difference in level between adjacent protruding and depressed portions of said unevenness being within the range of from 5 nm to 100 nm.
References Cited (Backward Citations)
US3860949A
Cited
US4829013A
Cited
US4922320A
Cited
JPH01289154A
Cited
US4937653A
Cited
JPH03280532A
Cited
JPH0426153A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-02-27 | 1998-08-29 | 1999-02-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-02-27 | 2002-08-29 | 2003-02-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-02-27 | 2006-08-29 | 2007-02-28 | $7700.00 | Window Closed / Lapsed |