US5389829A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Output limiter for class-D BICMOS hearing aid output amplifier
Assignee: Exar Corp
•
Filing: 1992-09-30
•
Granted: 1995-02-14
•
Expires: 2012-09-30
Abstract
Abstract An invention providing a hard limiter between the pulse width modulator and output drive transistors of a class-D amplifier is disclosed. The limiter functions by controlling the duty cycle of the pulse width modulator output, which directly corresponds to the magnitude of the voltage appearing across the load output transducer. The pulse width modulated (PWM) signal is compared to the outputs of a pair of one-shot circuits (single pulse generators). If either the positive pulse or the negative pulse of the PWM signal is shorter than the one-shot pulse, then the one-shot pulse is substituted for the PWM pulse. This sets the maximum and the minimum values for the duty cycle of the PWM signal, thereby limiting the positive and negative value of the corresponding output voltage.
Inventors
- 👤 Ciro Milazzo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 17:12
CPC Classifications
H; H04; H04R; H04R25/00; H04R25/35; H04R25/356; G; G05; G05F; G05F3/00; G05F3/02; G05F3/08; G05F3/10; G05F3/16; G05F3/20; G05F3/22; G05F3/222; G05F3/225; H03; H03F; H03F1/00; H03F1/30; H03F1/302; H03F3/00; H03F3/181; H03F3/183; H03F3/20; H03F3/21; H03F3/217; H03G; H03G11/00
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
121 words
An apparatus comprising: a class-D pulse width modulation amplifier including a first comparator for producing an input pulse; and a second comparator for producing a clock period; and an output limiter including first means, coupled to said pulse width modulation amplifier, for producing a pulse proportional to said input pulse from said pulse width modulation amplifier, second means, coupled to said first means, for limiting an output pulse of said first means to a predetermined maximum length, and control means, coupled to said pulse width modulation amplifier and said first means, for generating a pulse to said first means in the absence of a pulse from said pulse width modulation amplifier during said clock period of said pulse width modulation amplifier.
Claim 2
Independent Claim
121 words
An apparatus comprising: a class-D pulse width modulation amplifier including a first comparator for producing an input pulse; and a second comparator for producing a clock period; and an output limiter including first means, coupled to said pulse width modulation amplifier, for producing a pulse proportional to said input pulse from said pulse width modulation amplifier, second means, coupled to said first means, for limiting an output pulse of said first means to a predetermined maximum length, and control means, coupled to said pulse width modulation amplifier and said first means, for generating a pulse to said first means in the absence of a pulse from said pulse width modulation amplifier during said clock period of said pulse width modulation amplifier.
Claim 3
Independent Claim
145 words
An apparatus comprising: a class-D pulse width modulation amplifier including a clock divider having a first phase output and a second phase output, a comparator coupled to said first phase output for producing an input pulse, and an output line coupled to said second phase output to provide a clock period; and an output limiter including first means, coupled to said pulse width modulation amplifier, for producing a pulse proportional to said input pulse from said pulse width modulation amplifier, second means, coupled to said first means, for limiting an output pulse of said first means to a predetermined maximum length, and control means, coupled to said pulse width modulation amplifier and said first means, for generating a pulse to said first means in the absence of a pulse from said pulse width modulation amplifier during said clock period of said pulse width modulation amplifier.
Claim 4
Independent Claim
145 words
An apparatus comprising: a class-D pulse width modulation amplifier including a clock divider having a first phase output and a second phase output, a comparator coupled to said first phase output for producing an input pulse, and an output line coupled to said second phase output to provide a clock period; and an output limiter including first means, coupled to said pulse width modulation amplifier, for producing a pulse proportional to said input pulse from said pulse width modulation amplifier, second means, coupled to said first means, for limiting an output pulse of said first means to a predetermined maximum length, and control means, coupled to said pulse width modulation amplifier and said first means, for generating a pulse to said first means in the absence of a pulse from said pulse width modulation amplifier during said clock period of said pulse width modulation amplifier.
Claim 5
Dependent Claim
125 words
An output limiter for a class D pulse width modulation amplifier comprising: a first one shot coupled to said pulse width modulation amplifier; a first NOR gate having a first input coupled to an input of said first one shot and a second input coupled to an output of said one shot; a second one shot having an input coupled to an output of said first NOR gate; a second NOR gate having a first input coupled to an output of said first NOR gate and a second input coupled to an output of said second one shot; and a variable resistor, coupled to said first and second one-shots, for limiting an output pulse of said first and second one-shots to a predetermined maximum length.
Claim 6
Dependent Claim
125 words
An output limiter for a class D pulse width modulation amplifier comprising: a first one shot coupled to said pulse width modulation amplifier; a first NOR gate having a first input coupled to an input of said first one shot and a second input coupled to an output of said one shot; a second one shot having an input coupled to an output of said first NOR gate; a second NOR gate having a first input coupled to an output of said first NOR gate and a second input coupled to an output of said second one shot; and a variable resistor, coupled to said first and second one-shots, for limiting an output pulse of said first and second one-shots to a predetermined maximum length.
Claim 7
Dependent Claim
51 words
The output limiter of claim 3 further comprising: control means, coupled to said pulse width modulation amplifier and said first means, for generating a pulse to said first means in the absence of a pulse from said pulse width modulation amplifier during a clock period of said pulse width modulation amplifier.
Claim 8
Dependent Claim
35 words
The output limiter of claim 4 wherein said class-D pulse width modulation amplifier includes: a first comparator for producing said input pulse; and a second comparator for producing said clock period to said control means.
Claim 9
Dependent Claim
105 words
An output limiter for a class-D pulse width modulation amplifier comprising: first means, coupled to said pulse width modulation amplifier, for producing a pulse proportional to an input pulse from said pulse width modulation amplifier; second means, coupled to said first means, for limiting an output pulse of said first means to a predetermined maximum length and a predetermined minimum length; and control means, coupled to said pulse width modulation amplifier and said first means, for generating a pulse to said first means in the absence of a pulse from said pulse width modulation amplifier during a clock period of said pulse width modulation amplifier.
Claim 10
Dependent Claim
105 words
An output limiter for a class-D pulse width modulation amplifier comprising: first means, coupled to said pulse width modulation amplifier, for producing a pulse proportional to an input pulse from said pulse width modulation amplifier; second means, coupled to said first means, for limiting an output pulse of said first means to a predetermined maximum length and a predetermined minimum length; and control means, coupled to said pulse width modulation amplifier and said first means, for generating a pulse to said first means in the absence of a pulse from said pulse width modulation amplifier during a clock period of said pulse width modulation amplifier.
Claim 11
Dependent Claim
14 words
The output limiter of claim 6 wherein said second means comprises a variable resistor.
Claim 12
Dependent Claim
35 words
The output limiter of claim 6 wherein said class-D pulse width modulation amplifier includes: a first comparator for producing said input pulse; and a second comparator for producing said clock period to said control means.
Claim 13
Dependent Claim
58 words
The output limiter of claim 6 wherein said class-D pulse width modulation amplifier includes: a clock divider having a first phase output and a second phase output; a comparator coupled to said first phase output for producing said input pulse; and an output line coupling said second phase output to said control means to provide said clock period.
Claim 14
Dependent Claim
101 words
An output limiter for a class D pulse width modulation amplifier comprising: first means, coupled to said pulse width modulation amplifier, for producing a pulse proportional to an input pulse from said pulse width modulation amplifier; second means, coupled to said first means, for limiting an output pulse of said first means to a predetermined maximum length; and control means, coupled to said pulse width modulation amplifier and said first means, for generating a pulse to said first means in the absence of a pulse from said pulse width modulation amplifier during a clock period of said pulse width modulation amplifier.
Claim 15
Dependent Claim
101 words
An output limiter for a class D pulse width modulation amplifier comprising: first means, coupled to said pulse width modulation amplifier, for producing a pulse proportional to an input pulse from said pulse width modulation amplifier; second means, coupled to said first means, for limiting an output pulse of said first means to a predetermined maximum length; and control means, coupled to said pulse width modulation amplifier and said first means, for generating a pulse to said first means in the absence of a pulse from said pulse width modulation amplifier during a clock period of said pulse width modulation amplifier.
References Cited (Backward Citations)
US3383546A
Cited
US4754163A
Cited
US4689819A
Cited
US4689819B1
Cited
US5220203A
Cited
US5247581A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-02-13 | 1998-08-15 | 1999-02-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-02-13 | 2002-08-15 | 2003-02-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-02-13 | 2006-08-15 | 2007-02-14 | $7700.00 | Window Closed / Lapsed |