US5379075A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Video signal AGC circuit for adjusting the sync level of a video signal
Assignee: Sony Corp
•
Filing: 1993-02-02
•
Granted: 1995-01-03
•
Expires: 2013-02-02
Abstract
Abstract A video signal AGC circuit including an analog gain control amplifier for adjusting the level of an input analog video signal; an A-D converter for converting the output of the analog gain control amplifier to a digital video signal; a sync level detector for detecting the sync level of the digital video signal outputted from the A-D converter; a digital gain control amplifier for adjusting the level of the digital video signal outputted from the A-D converter; a first control signal generator for generating a first control signal to adjust the gain of the analog gain control amplifier on the basis of the output of the sync level detector; and a second control signal generator for generating a second control signal to adjust the gain of the digital gain control amplifier on the basis of the output of the sync level detector. In this AGC circuit, the sync level detector includes a detector for detecting the sync signal of the output of the A-D converter; a detector for detecting, on the basis of the sync signal, the pedestal data corresponding to the pedestal level; and a detector for detecting, on the basis of the sync signal, the sync tip data corresponding to the sync tip level.
Inventors
- 👤 Hirokazu Nagasawa
- 👤 Masahiro Yamaguchi
- 👤 Hiroaki Matsumoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 00:11
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/02; H; H04; H04N; H04N5/00; H04N5/44; H04N5/52; H04N5/53; H03; H03G; H03G3/00; H03G3/20; H03G3/30; H04N5/14; H04N5/16
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
181 words
A video signal AGC circuit, comprising an analog gain control amplifier for adjusting the level of an input analog video signal; an A-D converter for converting the output of said analog gain control amplifier to a digital video signal output; a sync level detector including means for detecting the sync signal of the output of said A-D converter, means for detecting, on the basis of said sync signal, the pedestal data corresponding to the pedestal level, and means for detecting, on the basis of said sync signal, the sync tip data corresponding to the sync tip level; a digital gain control amplifier for adjusting the level of the digital video signal outputted from said A-D converter; a first control signal generator for generating a first control signal to adjust the gain of said analog gain control amplifier on the basis of the output of said sync level detector; and a second control signal generator for generating a second control signal to adjust the gain of said digital gain control amplifier on the basis of the output of said sync level detector.
Claim 2
Dependent Claim
181 words
A video signal AGC circuit, comprising an analog gain control amplifier for adjusting the level of an input analog video signal; an A-D converter for converting the output of said analog gain control amplifier to a digital video signal output; a sync level detector including means for detecting the sync signal of the output of said A-D converter, means for detecting, on the basis of said sync signal, the pedestal data corresponding to the pedestal level, and means for detecting, on the basis of said sync signal, the sync tip data corresponding to the sync tip level; a digital gain control amplifier for adjusting the level of the digital video signal outputted from said A-D converter; a first control signal generator for generating a first control signal to adjust the gain of said analog gain control amplifier on the basis of the output of said sync level detector; and a second control signal generator for generating a second control signal to adjust the gain of said digital gain control amplifier on the basis of the output of said sync level detector.
Claim 3
Dependent Claim
68 words
The video signal AGC circuit according to claim 1, further comprising: means for detecting the digital sync level on the basis of the difference between said pedestal data and said sync tip data; and a memory for storing a predetermined sync level; wherein said first and second control signals are generated on the basis of the difference between said detected digital sync level and the predetermined sync level.
Claim 4
Dependent Claim
35 words
The video signal AGC circuit according to claim 2, wherein said first control signal generator, said second control signal generator, said means for detecting the digital sync level and said memory consist of a microcomputer.
Claim 5
Dependent Claim
31 words
The video signal AGC circuit according to claim 3, wherein said second control signal is so formed as to attain a higher control precision than that of said first control signal.
Claim 6
Dependent Claim
38 words
The video signal AGC circuit according to claim 3, wherein, when any sharp variation has occurred in said first or second control signal merely during a short period of time, the preceding data prior thereto is used instead.
Claim 7
Dependent Claim
19 words
The video signal AGC circuit according to claim 3, wherein said digital gain control amplifier consists of a multiplier.
Claim 8
Dependent Claim
35 words
The video signal AGC circuit according to claim 3, wherein the time constant of said analog gain control amplifier and that of said digital gain control amplifier are set to be different from each other.
Claim 9
Dependent Claim
34 words
The video signal AGC circuit according to claim 7, wherein the time constant of said analog gain control amplifier is set to be greater than the time constant of said digital gain control amplifier.
Claim 10
Dependent Claim
122 words
A video signal level control circuit, comprising: an A-D converter for converting an input analog video signal to a digital video signal; a sync tip detector for detecting the sync tip level of the digital video signal; a clamp data generator consisting of a microcomputer which calculates the difference between the detected sync tip data and a predetermined clamp level, and produces gently-changing clamp data in conformity with any difference value approximate to 0, or produces quickly-changing clamp data in conformity with any difference value widely different from 0; and a digital clamper consisting of a subtractor for clamping the sync tip of the digital video signal to a predetermined level on the basis of the output of said clamp data generator.
Claim 11
Dependent Claim
122 words
A video signal level control circuit, comprising: an A-D converter for converting an input analog video signal to a digital video signal; a sync tip detector for detecting the sync tip level of the digital video signal; a clamp data generator consisting of a microcomputer which calculates the difference between the detected sync tip data and a predetermined clamp level, and produces gently-changing clamp data in conformity with any difference value approximate to 0, or produces quickly-changing clamp data in conformity with any difference value widely different from 0; and a digital clamper consisting of a subtractor for clamping the sync tip of the digital video signal to a predetermined level on the basis of the output of said clamp data generator.
Claim 12
Dependent Claim
122 words
A video signal level control circuit, comprising: an A-D converter for converting an input analog video signal to a digital video signal; a sync tip detector for detecting the sync tip level of the digital video signal; a clamp data generator consisting of a microcomputer for generating clamp data on the basis of the output of said sync tip detector, and, when any sharp variation has occurred in the detected sync tip data merely during a short period of time, said microcomputer uses the preceding clamp data prior thereto; and a digital clamper consisting of a subtractor for clamping the sync tip of the digital video signal to a predetermined level on the basis of the output of said clamp data generator.
Claim 13
Dependent Claim
122 words
A video signal level control circuit, comprising: an A-D converter for converting an input analog video signal to a digital video signal; a sync tip detector for detecting the sync tip level of the digital video signal; a clamp data generator consisting of a microcomputer for generating clamp data on the basis of the output of said sync tip detector, and, when any sharp variation has occurred in the detected sync tip data merely during a short period of time, said microcomputer uses the preceding clamp data prior thereto; and a digital clamper consisting of a subtractor for clamping the sync tip of the digital video signal to a predetermined level on the basis of the output of said clamp data generator.
Claim 14
Dependent Claim
23 words
The video signal level control circuit according to claim 10, wherein said microcomputer outputs the clamp data periodically at a predetermined time interval.
Claim 15
Dependent Claim
150 words
A video signal level control circuit comprising: an A-D converter for converting an input analog video signal to a digital video signal; a sync tip detector for detecting the sync tip level of the digital video signal; a pedestal detector for detecting the pedestal level of the digital video signal; a level control data generator for generating clamp data and gain control data on the basis of the outputs of said sync tip detector and said pedestal detector respectively; a digital clamper for clamping the sync tip of the digital video signal to a predetermined level on the basis of the clamp data outputted from said level control data generator; and a digital gain control amplifier for adjusting the sync level of the output digital video signal of said digital clamper to a predetermined level on the basis of the gain control data outputted from said level control data generator.
Claim 16
Dependent Claim
150 words
A video signal level control circuit comprising: an A-D converter for converting an input analog video signal to a digital video signal; a sync tip detector for detecting the sync tip level of the digital video signal; a pedestal detector for detecting the pedestal level of the digital video signal; a level control data generator for generating clamp data and gain control data on the basis of the outputs of said sync tip detector and said pedestal detector respectively; a digital clamper for clamping the sync tip of the digital video signal to a predetermined level on the basis of the clamp data outputted from said level control data generator; and a digital gain control amplifier for adjusting the sync level of the output digital video signal of said digital clamper to a predetermined level on the basis of the gain control data outputted from said level control data generator.
Claim 17
Dependent Claim
18 words
The video signal level control circuit according to claim 12, wherein said digital clamper consists of a subtracter.
Claim 18
Dependent Claim
20 words
The video signal level control circuit according to claim 13, wherein said level control data generator consists of a microcomputer.
Claim 19
Dependent Claim
70 words
The video signal level control circuit according to claim 12, further comprising: a sync level detector for detecting the sync level of the video signal on the basis of both the pedestal data and the sync tip data; and a memory for storing a predetermined sync level; wherein the gain control data is generated on the basis of the ratio of said detected sync level to said predetermined sync level.
Claim 20
Dependent Claim
20 words
The video signal level control circuit according to claim 15, wherein said level control data generator consists of a microcomputer.
Claim 21
Dependent Claim
49 words
The video signal level control circuit according to claim 16, wherein said microcomputer generates gently-changing gain control data when the ratio of said detected sync level to said predetermined sync level is approximate to 1, or generates quickly-changing gain control data when such ratio is widely different from 1.
Claim 22
Dependent Claim
47 words
The video signal level control circuit according to claim 16, wherein, when any sharp variation has occurred in the ratio of said detected sync level to said predetermined sync level merely during a short period of time, said microcomputer uses the preceding gain control data prior thereto.
Claim 23
Dependent Claim
24 words
The video signal level control circuit according to claim 16, wherein said microcomputer generates the gain control data periodically at a predetermined time interval.
References Cited (Backward Citations)
FR2511568A1
Cited
JPS58206214A
Cited
JPS61186090A
Cited
US4680633A
Cited
JPS62245780A
Cited
US4970594A
Cited
JPS6428676A
Cited
US4989074A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-01-02 | 1998-07-04 | 1999-01-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-01-02 | 2002-07-04 | 2003-01-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-01-02 | 2006-07-04 | 2007-01-03 | $7700.00 | Window Closed / Lapsed |