← Back to Patent Explorer
US5379072A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital video signal resolution converting apparatus using an average of blocks of a training signal

Assignee: Sony Corp
•
Filing: 1992-12-08
•
Granted: 1995-01-03
•
Expires: 2012-12-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital video signal converting apparatus for converting a first digital video signal having a first resolution to a second digital video signal having a second resolution higher than the first resolution, comprises; block segmentation circuit for converting the first digital video signal into a block format, memory having a mapping table stored therein and having address terminals to which the first digital video signal in a block format is supplied and output terminals from which the second digital video signal in block format is output, and block separation circuit for converting the second digital video signal in a block format into a digital video signal in a raster scan order, wherein the mapping table in the memory is generated by training utilizing a plurality of images the training step being performed by generating first and second digital video signal corresponding to each of the plurality of images, converting each of the first and second digital video signals into a block format, and selecting the first digital video signal in a block format is an address signal for the mapping table and inputting the second digital video signal in a block format to a memory area corresponding to the address, and generating data of the mapping table from the signal stored in the memory area.

Inventors

  • 👤 Tetsujiro Kondo

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 12:35
CPC Classifications
H; H04; H04N; H04N7/00; H04N7/12; H04N7/01; H04N7/0117; H04N7/0122; H04N19/00; H04N19/90; H04N19/98; H04N7/0125; H04N7/0135

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 107 words
A digital video signal converting apparatus, comprising: block segmentation means for segmenting a first digital video signal having a first resolution into blocks of video data, memory means for receiving each of said blocks of video data as respective addresses and for reading out converted data stored in a mapping table at said respective addresses, said mapping table representing a relationship between blocks of a training signal expressed in a second resolution at addresses respectively given by said blocks of said training signal expressed in said first resolution, and block separation means for deblocking said converted data into a second digital video signal having said second resolution.
Claim 2
Dependent Claim 107 words
A digital video signal converting apparatus, comprising: block segmentation means for segmenting a first digital video signal having a first resolution into blocks of video data, memory means for receiving each of said blocks of video data as respective addresses and for reading out converted data stored in a mapping table at said respective addresses, said mapping table representing a relationship between blocks of a training signal expressed in a second resolution at addresses respectively given by said blocks of said training signal expressed in said first resolution, and block separation means for deblocking said converted data into a second digital video signal having said second resolution.
Claim 3
Dependent Claim 23 words
A digital video signal converting apparatus according to claim 1, wherein said blocks of video data each have first and second spatial dimensions.
Claim 4
Dependent Claim 44 words
A digital video signal converting apparatus according to claim 2, wherein said first digital video signal is a signal in accordance with the NTSC standard, and said second digital video signal is a signal having a higher resolution than said first digital video signal.
Claim 5
Dependent Claim 23 words
A digital video signal converting apparatus according to claim 2, wherein said blocks of video data each also have a third temporal dimension.
Claim 6
Dependent Claim 40 words
A digital video signal converting apparatus according to claim 4, wherein said first digital video signal is a signal in accordance with the PAL standard, and said second digital video signal is a signal in accordance with the NTSC standard.
Claim 7
Dependent Claim 31 words
A digital video signal converting apparatus according to claim 1, further comprising block-compression coding means for compressing said blocks of video data, and block decoding means for decompressing said converted data.
Claim 8
Dependent Claim 20 words
A digital video signal converting apparatus according to claim 6, wherein said block compression coding means is an ADRC encoder.
Claim 9
Dependent Claim 23 words
A digital video signal converting apparatus according to claim 1, wherein said mapping table includes interpolated data in place of zero value data.
Claim 10
Dependent Claim 20 words
A digital video signal converting apparatus according to claim 1, wherein said second resolution is higher than said first resolution.
Claim 11
Dependent Claim 45 words
A digital video signal converting apparatus according to claim 1, wherein said mapping table represents an average of said blocks of said training signal expressed in said second resolution at said addresses respectively given by said blocks of said training signal in said first resolution.

References Cited (Backward Citations)

US4442454A Cited
US4845560A Cited
EP0414596A1 Cited
US5138448A Cited
US5161014A Cited
US5113256A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-01-02 1998-07-04 1999-01-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-01-02 2002-07-04 2003-01-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-01-02 2006-07-04 2007-01-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag