US5377145A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuitry and method for programming and erasing a non-volatile semiconductor memory
Assignee: Intel Corp
•
Filing: 1993-07-30
•
Granted: 1994-12-27
•
Expires: 2013-07-30
Abstract
Abstract A status register in a non-volatile semiconductor memory is described. The status register outputs to pins of the non-volatile semiconductor memory a number of signals that indicate the status of program and erase operations performed on the memory array of the non-volatile semiconductor memory. The status register includes a clock circuit that generates a clock signal in response to an output enable signal. The clock signal is coupled to a pair of latches that respond by coupling their signals to the pins. One latch couples an erase fail signal to a pin to indicate whether the memory array has been sucessfully erased. The other latch couples a program fail signal to a pin to indicate whether an addressed memory cell of the memory array has been sucessfully programmed.
Inventors
- 👤 Virgil N. Kynett
- 👤 Mickey L. Fandrich
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 22:37
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/34; G11C16/3436; G11C16/344; G11C16/3445; G11C16/10; G11C16/102; G11C16/3454; G11C16/3459
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
112 words
A status register in a non-volatile semiconductor memory including a bit, and a plurality of pins for coupling signals into and out of the non-volatile semiconductor memory, the status register comprising: a) a clock circuit for generating a clock signal in response to an output enable signal applied to a first pin of the plurality of pins; and b) a first latch having an input coupled to a fail signal indicative of whether the bit has been programmed, the first latch having a clock input coupled to the clock signal, the first latch coupling the fail signal to a second pin of the plurality of pins in response to the clock signal.
Claim 2
Dependent Claim
112 words
A status register in a non-volatile semiconductor memory including a bit, and a plurality of pins for coupling signals into and out of the non-volatile semiconductor memory, the status register comprising: a) a clock circuit for generating a clock signal in response to an output enable signal applied to a first pin of the plurality of pins; and b) a first latch having an input coupled to a fail signal indicative of whether the bit has been programmed, the first latch having a clock input coupled to the clock signal, the first latch coupling the fail signal to a second pin of the plurality of pins in response to the clock signal.
Claim 3
Dependent Claim
74 words
The status register of claim 1 wherein the non-volatile semiconductor memory generates a ready signal to indicate that programming of the bit is complete, and wherein the status register further comprises: c) a second latch having an input coupled to the ready signal and a clock input coupled to the clock signal, the second latch coupling the ready signal to a third pin of the plurality of pins in response to the clock signal.
Claim 4
Dependent Claim
102 words
The status register of claim 1 wherein a power supply signal having a voltage level is coupled to the non-volatile semiconductor memory, the non-volatile semiconductor memory bringing a low voltage signal to a first state if the voltage level of the power supply signal is below a threshold, and wherein the status register further comprises: c) a second latch having an input coupled to the low voltage signal, the second latch having a clock input coupled to the clock signal, the second latch coupling the ready signal to a third pin of the plurality of pins in response to the clock signal.
Claim 5
Dependent Claim
116 words
A status register in a non-volatile semiconductor memory including a memory array and a plurality of pins for coupling signals into and out of the non-volatile semiconductor memory, the status register comprising: a) a clock circuit for generating a clock signal in response to an output enable signal applied to a first pin of the plurality of pins; b) a first latch having an input coupled to an erase fail signal indicative of whether the memory array has been successfully erased, the first latch having a clock input coupled to the clock signal, the first latch coupling the erase fail signal to a second pin of the plurality of pins in response to the clock signal.
Claim 6
Dependent Claim
116 words
A status register in a non-volatile semiconductor memory including a memory array and a plurality of pins for coupling signals into and out of the non-volatile semiconductor memory, the status register comprising: a) a clock circuit for generating a clock signal in response to an output enable signal applied to a first pin of the plurality of pins; b) a first latch having an input coupled to an erase fail signal indicative of whether the memory array has been successfully erased, the first latch having a clock input coupled to the clock signal, the first latch coupling the erase fail signal to a second pin of the plurality of pins in response to the clock signal.
Claim 7
Dependent Claim
78 words
The status register of claim 4 wherein the non-volatile semiconductor memory generates a ready signal to indicate that erasure of the memory array is complete and wherein the status register further comprises: c) a second latch having an input coupled to the ready signal, the second latch having a clock input coupled to the clock signal, the second latch coupling the ready signal to a third pin of the plurality of pins in response to the clock signal.
Claim 8
Dependent Claim
107 words
The status register of claim 5 wherein a power supply voltage having a voltage level is coupled to the non-volatile semiconductor memory, the non-volatile semiconductor memory bringing a low voltage level signal to a first state if the voltage level of the power supply voltage is less than a threshold, and wherein the status register further comprises: d) a third latch having an input coupled to the low voltage level signal, the third latch having a clock input coupled to the clock signal, the third latch coupling the low voltage level signal to a fourth pin of the plurality of pins in response to the clock signal.
Claim 9
Dependent Claim
87 words
The status register of claim 6 wherein the non-volatile semiconductor memory brings an erase suspend signal to a first state when the non-volatile semiconductor memory has suspended erasure of the memory array, and wherein the status register further comprises: e) a fourth latch having an input coupled to the erase suspend signal, the fourth latch having a clock input coupled to the clock signal, the fourth latch coupling the erase suspend signal to a fifth pin of the plurality of pins in response to the clock signal.
Claim 10
Dependent Claim
87 words
The status register of claim 4 wherein the non-volatile semiconductor memory brings an erase suspend signal to a first state when the non-volatile semiconductor memory has suspended erasure of the memory array, and wherein the status register further comprises: e) a second latch having an input coupled to the erase suspend signal, the second latch having a clock input coupled to the clock signal, the second latch coupling the erase suspend signal to a third pin of the plurality of pins in response to the clock signal.
Claim 11
Dependent Claim
188 words
A status register in a non-volatile semiconductor memory including a memory array having a plurality of memory cells and a plurality of pins for coupling signals into and out of the non-volatile semiconductor memory, the status register comprising: a) a clock circuit for generating a clock signal in response to an output enable signal applied to a first pin of the plurality of pins; b) a first latch having an input coupled to an erase fail signal indicative of whether the memory array has been successfully erased, the first latch having a clock input coupled to the clock signal, the first latch coupling the erase fail signal to a second pin of the plurality of pins in response to the clock signal; and c) a second latch having an input coupled to a program fail signal indicative of whether an addressed memory cell of the plurality of memory cells has been successfully programmed, the second latch having a clock input coupled to the clock signal, the second latch coupling the program fail signal to a third pin of the plurality of pins in response to the clock signal.
Claim 12
Dependent Claim
188 words
A status register in a non-volatile semiconductor memory including a memory array having a plurality of memory cells and a plurality of pins for coupling signals into and out of the non-volatile semiconductor memory, the status register comprising: a) a clock circuit for generating a clock signal in response to an output enable signal applied to a first pin of the plurality of pins; b) a first latch having an input coupled to an erase fail signal indicative of whether the memory array has been successfully erased, the first latch having a clock input coupled to the clock signal, the first latch coupling the erase fail signal to a second pin of the plurality of pins in response to the clock signal; and c) a second latch having an input coupled to a program fail signal indicative of whether an addressed memory cell of the plurality of memory cells has been successfully programmed, the second latch having a clock input coupled to the clock signal, the second latch coupling the program fail signal to a third pin of the plurality of pins in response to the clock signal.
Claim 13
Dependent Claim
90 words
The status register of claim 9 wherein the non-volatile semiconductor memory includes a write state machine for programming the addressed memory cell in response to a program command and for erasing the memory array in response to an erase command, the write state machine generating a multiplicity of control signals, and wherein the status register further comprises: d) a first decoder circuit for decoding the control signals to generate the program fail signal; and e) a second decoder circuit for decoding the control signals to generate the erase fail signal.
Claim 14
Dependent Claim
94 words
The status register of claim 10 wherein the non-volatile semiconductor memory brings a ready signal to a first state to indicate completion by the write state machine of a one of programming the addressed memory cell and erasing the memory array, and wherein the status register further comprises: f) a third latch having an input coupled to the ready signal, the third latch having a clock input coupled to the clock signal, the third latch coupling the ready signal to a fourth pin of the plurality of pins in response to the clock signal.
Claim 15
Dependent Claim
87 words
The status register of claim 11 wherein the non-volatile semiconductor memory brings an erase suspend signal to a first state when the write state machine has suspended erasure of the memory array, and wherein the status register further comprises: e) a fourth latch having an input coupled to the erase suspend signal, the fourth latch having a clock input coupled to the clock signal, the fourth latch coupling the erase suspend signal to a fifth pin of the plurality of pins in response to the clock signal.
Claim 16
Dependent Claim
107 words
The status register of claim 12 wherein a power supply voltage having a voltage level is coupled to the non-volatile semiconductor memory, the non-volatile semiconductor memory bringing a low voltage level signal to a first state if the voltage level of the power supply voltage is less than a threshold, and wherein the status register further comprises: d) a fifth latch having an input coupled to the low voltage level signal, the fifth latch having a clock input coupled to the clock signal, the fifth latch coupling the low voltage level signal to a sixth pin of the plurality of pins in response to the clock signal.
Claim 17
Dependent Claim
87 words
The status register of claim 9 wherein the non-volatile semiconductor memory brings an erase suspend signal to a first state when the non-volatile semiconductor memory has suspended erasure of the memory array, and wherein the status register further comprises: e) a third latch having an input coupled to the erase suspend signal, the third latch having a clock input coupled to the clock signal, the third latch coupling the erase suspend signal to a fourth pin of the plurality of pins in response to the clock signal.
Claim 18
Dependent Claim
107 words
The status register of claim 9 wherein a power supply voltage having a voltage level is coupled to the non-volatile semiconductor memory, the non-volatile semiconductor memory bringing a low voltage level signal to a first state if the voltage level of the power supply voltage is less than a threshold, and wherein the status register further comprises: d) a third latch having an input coupled to the low voltage level signal, the third latch having a clock input coupled to the clock signal, the third latch coupling the low voltage level signal to a fourth pin of the plurality of pins in response to the clock signal.
References Cited (Backward Citations)
JPS58169395A
Cited
US4460982A
Cited
US4823308A
Cited
US4701886A
Cited
US4821240A
Cited
US4811294A
Cited
JPS6252798A
Cited
JPS62164299A
Cited
JPS62205599A
Cited
JPS62236199A
Cited
JPS62298096A
Cited
US5034922A
Cited
US5053990A
Cited
US5014191A
Cited
US5073873A
Cited
US5126975A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-12-26 | 1998-06-27 | 1998-12-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-12-26 | 2002-06-27 | 2002-12-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-12-26 | 2006-06-27 | 2006-12-27 | $7700.00 | Window Closed / Lapsed |