← Back to Patent Explorer
US5371876A Expired / Lapsed US ⏱️ 0.0 years remaining

Computer system with a paged non-volatile memory

Assignee: Intel Corp
•
Filing: 1993-10-14
•
Granted: 1994-12-06
•
Expires: 2013-10-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A computer system wherein a paging technique is used to expand the usable non-volatile memory capacity beyond a fixed address space limitation. The computer system of the preferred embodiment includes a flash memory component for storing non-volatile code and data including a system BIOS in the upper 128K of memory. The useful BIOS memory space is effectively increased while maintaining the address boundary of the upper 128K region. The address space of the non-volatile memory device is logically separated into distinct pages of memory (Pages 1-4). Page 1, Page 3 and Page 4 may be individually swapped into the address space originally occupied by Page 1 (the swappable page area). In the preferred embodiment, Page 2 is held static and thus is not used as a swap area. Each of the swappable pages contain processing logic called swapping logic used during the swapping or paging operation. The swapping logic operates in conjunction with paging hardware to effect the swapping of pages into the swappable page area. The high order processor address lines are input by a page decoder. The page decoder is used to modify the address actually presented to the non-volatile memory device. A page register is used by the processor to select a page in non-volatile memory. In an alternative embodiment, several different forms of configuration or identification information may be stored in a page of non-volatile memory.

Inventors

  • 👤 James H. Ewertz
  • 👤 Orville H. Christeson
  • 👤 Douglas L. Gabe
  • 👤 Sean T. Murphy

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 10:58
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/06; G06F12/0615; G06F12/0623; G06F2212/00; G06F2212/20; G06F2212/202; G06F2212/2022

Claims Analysis

Total Claims: 29
Claim 1
Independent Claim 194 words
In a computer system having a processor and a programmable non-volatile memory device, a memory paging system comprising: means for selecting a page of non-volatile memory, said page corresponding to an area in said non-volatile memory device, said page being pre-defined as a swappable or a non-swappable page; means for receiving address signals from said processor directed to said non-volatile memory device; means for modifying said address signals to access a swappable page selected by said means for selecting by replacing a predetermined quantity of said received address signals with an address value of a page selected by said means for selecting, said means for modifying further including swapping logic for controlling access to said page selected by said means for selecting, said swapping logic disposed within said page selected by said means for selecting; means for preventing modification of address signals if a non-swappable page is selected by said means the selecting; and means for updating the contents of a page of said non-volatile memory device using update processing logic stored in said non-volatile memory device, the updated contents of said page being retained following a power down of said non-volatile memory device.
Claim 2
Dependent Claim 194 words
In a computer system having a processor and a programmable non-volatile memory device, a memory paging system comprising: means for selecting a page of non-volatile memory, said page corresponding to an area in said non-volatile memory device, said page being pre-defined as a swappable or a non-swappable page; means for receiving address signals from said processor directed to said non-volatile memory device; means for modifying said address signals to access a swappable page selected by said means for selecting by replacing a predetermined quantity of said received address signals with an address value of a page selected by said means for selecting, said means for modifying further including swapping logic for controlling access to said page selected by said means for selecting, said swapping logic disposed within said page selected by said means for selecting; means for preventing modification of address signals if a non-swappable page is selected by said means the selecting; and means for updating the contents of a page of said non-volatile memory device using update processing logic stored in said non-volatile memory device, the updated contents of said page being retained following a power down of said non-volatile memory device.
Claim 3
Dependent Claim 18 words
The paging system as claimed in claim 1 wherein said non-volatile memory device is a flash memory device.
Claim 4
Dependent Claim 23 words
The paging system as claimed in claim 1 wherein said means for selecting is a programmable page register located in said computer system.
Claim 5
Dependent Claim 26 words
The paging system as claimed in claim 1 wherein said means for receiving includes means for receiving only a predetermined quantity of higher order address signals.
Claim 6
Dependent Claim 26 words
The paging system as claimed in claim 1 wherein said predetermined quantity of address signals replaced by said means for modifying are higher order address signals.
Claim 7
Dependent Claim 15 words
The paging system as claimed in claim 1 wherein each said page contains 64K bytes.
Claim 8
Dependent Claim 17 words
The paging system as claimed in claim 1 wherein at least one page is static and non-swappable.
Claim 9
Dependent Claim 22 words
The paging system as claimed in claim 1 wherein said non-volatile memory device contains pages of basic input/output system (BIOS) processing logic.
Claim 10
Dependent Claim 39 words
The paging system as claimed in claim 1 wherein said means for selecting a page further includes means for receiving command input from an input device coupled to said computer system, said command input associated with a page selection.
Claim 11
Dependent Claim 19 words
The paging system as claimed in claim 1 wherein at least one said page contains configuration or identification information.
Claim 12
Dependent Claim 196 words
In a computer system having a processor and a programmable non-volatile memory device, a process for paging said non-volatile memory device, said process comprising the steps of: selecting a page of non-volatile memory, said page corresponding to an area in said non-volatile memory device, said page being pre-defined as a swappable or a non-swappable page; receiving address signals from said processor directed to said non-volatile memory device; modifying said address signals to access a swappable page selected in said step of selecting by replacing a predetermined quantity of said received address signals with an address value of a page selected by said means for selecting, said step of modifying further including a step of accessing swapping logic for controlling access to said page selected by said means for selecting, said swapping logic disposed within said page selected by said means for selecting; preventing modification of address signals if a non-swappable page is selected in said selecting step; and updating the contents of a page of said non-volatile memory device using update processing logic stored in said non-volatile memory device, the updated contents of said page being retained following a power down of said non-volatile memory device.
Claim 13
Dependent Claim 196 words
In a computer system having a processor and a programmable non-volatile memory device, a process for paging said non-volatile memory device, said process comprising the steps of: selecting a page of non-volatile memory, said page corresponding to an area in said non-volatile memory device, said page being pre-defined as a swappable or a non-swappable page; receiving address signals from said processor directed to said non-volatile memory device; modifying said address signals to access a swappable page selected in said step of selecting by replacing a predetermined quantity of said received address signals with an address value of a page selected by said means for selecting, said step of modifying further including a step of accessing swapping logic for controlling access to said page selected by said means for selecting, said swapping logic disposed within said page selected by said means for selecting; preventing modification of address signals if a non-swappable page is selected in said selecting step; and updating the contents of a page of said non-volatile memory device using update processing logic stored in said non-volatile memory device, the updated contents of said page being retained following a power down of said non-volatile memory device.
Claim 14
Dependent Claim 25 words
The process as claimed in claim 11 wherein said selecting step includes a step of loading a programmable page register located in said computer system.
Claim 15
Dependent Claim 25 words
The process as claimed in claim 11 wherein said receiving step includes a step of receiving only a predetermined quantity of higher order address signals.
Claim 16
Dependent Claim 23 words
The process as claimed in claim 11 wherein said modifying step includes a step of reading a page selected in said selecting step.
Claim 17
Dependent Claim 23 words
The process as claimed in claim 11 wherein in said modifying step said predetermined quantity of address signals are higher order address signals.
Claim 18
Dependent Claim 14 words
The process as claimed in claim 11 wherein each said page contains 64K bytes.
Claim 19
Dependent Claim 26 words
The process as claimed in claim 11 including a step of determining if said page selected in said selecting step is a static and non-swappable page.
Claim 20
Dependent Claim 21 words
The process as claimed in claim 11 wherein said non-volatile memory device contains pages of basic input/output system (BIOS) processing logic.
Claim 21
Dependent Claim 36 words
The process as claimed in claim 11 wherein said selecting step further includes a step of receiving command input from an input device coupled to said computer system, said command input associated with a page selection.
Claim 22
Dependent Claim 18 words
The process as claimed in claim 11 wherein at least one said page contains configuration or identification information.
Claim 23
Dependent Claim 20 words
The process as claimed in claim 11 wherein at least one said page contains Extended Industry Standard Architecture (EISA) information.
Claim 24
Dependent Claim 17 words
The process as claimed in claim 11 wherein at least one said page contains Ethernet address information.
Claim 25
Dependent Claim 17 words
The process as claimed in claim 11 wherein at least one said page contains serial number information.
Claim 26
Dependent Claim 24 words
The process as claimed in claim 11 including a step of updating a portion of said non-volatile memory device with configuration or identification information.
Claim 27
Dependent Claim 19 words
The process as claimed in claim 11 including a step of erasing a portion of said non-volatile memory device.
Claim 28
Dependent Claim 18 words
The process as claimed in claim 24 wherein said configuration information includes Extended Industry Standard Architecture (EISA) information.
Claim 29
Dependent Claim 27 words
The process as claimed in claim 11 including a step of saving a copy of information stored in a CMOS RAM device in said non-volatile memory device.

References Cited (Backward Citations)

US4153937A Cited
US4290104A Cited
US4374417A Cited
US4443847A Cited
US4441155A Cited
US4608632A Cited
US4831522A Cited
US5053990A Cited
US5117492A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-12-05 1998-06-06 1998-12-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-12-05 2002-06-06 2002-12-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-12-05 2006-06-06 2006-12-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag