US5369608A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for relieving standby current fail of memory device
Assignee: Samsung Electronics Co Ltd
•
Filing: 1992-10-23
•
Granted: 1994-11-29
•
Expires: 2012-10-23
Abstract
Abstract An apparatus for relieving the standby current fail of a memory device which completely relieves a memory device by suppressing the increasing standby current consumption when the standby current is failed by stress during or after fabricating process without any change of standby conditions in a memory device having NAND-type cell array structure, and by using the other data correcting way. By connecting the transistors for the ground string selecting operation in series to the string transistors in order to selectively form the electrical path between the transistor connected to the word line and the ground node, even though the breakdown of the NAND cell occurs, the standby current fail can be prevented by selectively turning on or off the current path in response to the address decoding signal.
Inventors
- 👤 Young H. Lim
- 👤 Hyong G. Lee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-10 02:12
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/04; G11C29/08; G11C29/12; G11C16/00; G11C16/02; G11C16/04; G11C16/0483; G11C17/00; G11C17/08; G11C17/10; G11C17/12; G11C17/123; G11C29/50
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
207 words
An apparatus for preventing standby current failure of a memory device, including: a plurality N of string means each comprised of a NAND cell array of memory cells, each one of said memory cells including a MOS transistor having a single gate, and each of said string means being commonly connected to a respective one of a corresponding plurality N of bit lines; a first block and a second block, each comprising: a plurality of word lines commonly connected to said NAND cell array of each of said plurality N of string means; word line decoding means for selectively activating a selected one of said word lines; a ground selection line commonly connected to said NAND cell array of each of said plurality N of string means; and, switching means connected between said ground selection line and ground; block decoding means for selectively activating a selected one of said first and second blocks, wherein said word line decoding means of said selected block is enabled and said switching means of said selected block is turned on, and said switching means of the non-selected block is turned off, thereby preventing standby current failure of the memory device by suppressing a current path to ground in said non-selected block.
Claim 2
Independent Claim
207 words
An apparatus for preventing standby current failure of a memory device, including: a plurality N of string means each comprised of a NAND cell array of memory cells, each one of said memory cells including a MOS transistor having a single gate, and each of said string means being commonly connected to a respective one of a corresponding plurality N of bit lines; a first block and a second block, each comprising: a plurality of word lines commonly connected to said NAND cell array of each of said plurality N of string means; word line decoding means for selectively activating a selected one of said word lines; a ground selection line commonly connected to said NAND cell array of each of said plurality N of string means; and, switching means connected between said ground selection line and ground; block decoding means for selectively activating a selected one of said first and second blocks, wherein said word line decoding means of said selected block is enabled and said switching means of said selected block is turned on, and said switching means of the non-selected block is turned off, thereby preventing standby current failure of the memory device by suppressing a current path to ground in said non-selected block.
Claim 3
Dependent Claim
53 words
The apparatus as set forth in claim 1, wherein said block decoding means comprises a first NOR gate connected to said word line decoding means and said switching means of said first block, and a second NOR gate connected to said word line decoding means and said switching means of said second block.
Claim 4
Dependent Claim
48 words
The apparatus as set forth in claim 2, wherein said first NOR gate includes a plurality of input terminals for receiving a corresponding plurality of input control signals, and said second NOR gate includes a plurality of input terminals for receiving a corresponding plurality of input control signals.
Claim 5
Dependent Claim
74 words
The apparatus as set forth in claim 1, wherein said switching means of said first block comprises a plurality of transistors connected between a first ground terminal and said NAND cell array of respective ones of said plurality of string means, and said switching means of said second block comprises a plurality of transistors connected between a second ground terminal and said NAND cell array of respective ones of said plurality of string means.
References Cited (Backward Citations)
US4489400A
Cited
US5075890A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-11-28 | 1998-05-30 | 1998-11-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-11-28 | 2002-05-30 | 2002-11-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-11-28 | 2006-05-30 | 2006-11-29 | $7700.00 | Window Closed / Lapsed |