Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
240 words
A system for connecting at least one electronic device or circuitry to a hardware modeler when the hardware modeler is powered, for evaluating the performance of the electronic device or circuitry in response to stimuli provided by the modeler, comprising: connector means, for connection with the electronic device or circuitry, having at least one segment for mating with a section of the hardware modeler when the hardware modeler is powered, such that electrical signals can be bi-directionally transmitted between the connector means and the modeler; and insertion circuit means, connected to the connector means, and having at least one electrical signal output, said insertion circuit means including electrostatic charge dissipation circuitry connected to the connector means configured to effect first contact with the mating section of the hardware modeler during mating to dissipate electrostatic charge on the system, ground equalization circuitry connected to the connector means configured to effect second contact with the mating section of the modeler to equalize ground levels of the system and the hardware modeler, and power supply control circuitry connected to the connector means configured to effect third contact with the mating section of the modeler to allow ramp-up of a power supply voltage input to the system based on a predetermined time constant said insertion circuit means and said connector means allowing for the connection and use of more than one electronic device or circuitry with a powered hardware modeler at any given time.
Claim 2
Independent Claim
240 words
A system for connecting at least one electronic device or circuitry to a hardware modeler when the hardware modeler is powered, for evaluating the performance of the electronic device or circuitry in response to stimuli provided by the modeler, comprising: connector means, for connection with the electronic device or circuitry, having at least one segment for mating with a section of the hardware modeler when the hardware modeler is powered, such that electrical signals can be bi-directionally transmitted between the connector means and the modeler; and insertion circuit means, connected to the connector means, and having at least one electrical signal output, said insertion circuit means including electrostatic charge dissipation circuitry connected to the connector means configured to effect first contact with the mating section of the hardware modeler during mating to dissipate electrostatic charge on the system, ground equalization circuitry connected to the connector means configured to effect second contact with the mating section of the modeler to equalize ground levels of the system and the hardware modeler, and power supply control circuitry connected to the connector means configured to effect third contact with the mating section of the modeler to allow ramp-up of a power supply voltage input to the system based on a predetermined time constant said insertion circuit means and said connector means allowing for the connection and use of more than one electronic device or circuitry with a powered hardware modeler at any given time.
Claim 3
Dependent Claim
23 words
The system as recited in claim 1, wherein the connector means further comprises a multi-pin electrical connector with first, second, and third segments.
Claim 4
Dependent Claim
50 words
The system as recited in claim 2 wherein, the first segment comprises at least one pin that is longer than the pins of the second and third segments and the second segment comprises at least one pin that is longer than at least one pin that comprises the third segment.
Claim 5
Dependent Claim
32 words
The system as recited in claim 1, wherein the power supply control circuitry includes circuitry that will ramp-up a power supply voltage input to the system based on a predetermined time constant.
Claim 6
Dependent Claim
16 words
The system as recited in claim 4, wherein the time constant is greater than 1 ms.
Claim 7
Dependent Claim
30 words
The system as recited in claim 1 wherein the power supply control circuitry includes circuitry that will ramp-up the current input to the system based on a predetermined time constant.
Claim 8
Dependent Claim
16 words
The system as recited in claim 6, wherein the time constant is greater than 1 ms.
Claim 9
Dependent Claim
34 words
The system as recited in claim 1, wherein the system further comprises means to refresh the electronic device or circuitry when the electronic device or circuitry is unaccessed for a predetermined period of time.
Claim 10
Dependent Claim
30 words
The system as recited in claim 1, wherein the system includes circuitry to provide predetermined electrical signals to the hardware modeler when the system is connected to the hardware modeler.
Claim 11
Dependent Claim
24 words
The system as recited in claim 1, wherein the system includes indicator means to indicate when the system is powered by the hardware modeler.
Claim 12
Dependent Claim
15 words
The system as recited in claim 10, wherein the indicator means includes a light-emitting diode.
Claim 13
Dependent Claim
15 words
The system as recited in claim 11 wherein, the indicator means includes a light-emitting diode.
Claim 14
Dependent Claim
29 words
The system as recited in claim 1, wherein the system includes indicator means to indicate when the hardware modeler accesses the electronic device or circuitry connected to the system.
Claim 15
Dependent Claim
37 words
The system as recited in claim 1, wherein the system has means for providing electrical signals representative of the internal state of the electronic device or circuitry to determine when such electronic device or circuitry is initialized.
Claim 16
Dependent Claim
33 words
The system as recited in claim 1, wherein the system includes means for providing output electrical signals synchronizing the operation of an external device with the operation of the electronic device or circuitry.
Claim 17
Dependent Claim
21 words
The system as recited in claim 1, wherein the system includes circuit reconfiguration means for reconfiguring predetermined circuitry of the system.
Claim 18
Dependent Claim
41 words
The system as recited in claim 16, wherein the circuit reconfiguration means comprises an area of the system that includes lines carrying electrical signals between the hardware modeler and electrical devices or circuitry coming to the surface of a system substrate.
Claim 19
Dependent Claim
33 words
The system as recited in claim 1, wherein the system includes means for providing analog electrical signals from the electronic device or circuitry to verify proper operation of the electronic device or circuitry.
Claim 20
Independent Claim
373 words
A method of connecting electrical connection sites of a electronic device or circuitry connection matrix of a system that is used for connecting the electronic device or circuitry to a powered hardware modeler that is capable of evaluating the performance of the electronic device or circuitry in response to stimuli provided by the modeler, comprising the steps of: (a) determining for a class of electronic devices or circuitry a connector pattern of a electronic device or circuitry with a largest outside connector pattern dimension of the class and matrix positions that correspond to a connector pattern of the electronic device or circuitry with the largest outside connector pattern dimension of the class; (b) connecting each of the matrix position that corresponds to the connector pattern of the electronic device or circuitry with the largest outside connector pattern dimension of the class to signal pins of a system connector; (c) determining for the class of electronic devices or circuitry the connector pattern of the electronic device or circuitry that has the next largest outside connector pattern dimension and matrix positions that correspond to next largest outside connector pattern dimension of the class; (d) comparing an inside connector pattern dimension of the electronic device or circuitry with the next largest outside connector pattern dimension with an inside connector pattern dimension of the electronic device or circuitry with the prior largest outside connector pattern dimension; (e) connecting matrix positions at the inside connector pattern dimension of the electronic device or circuitry with the next largest outside connector pattern dimension that are not corresponding to the matrix positions of the connector pattern of the electronic device or circuitry with the prior largest outside connector pattern dimension to the matrix positions previously used by the connector pattern of the electronic device or circuitry with the prior largest outside connector pattern dimension that are outside the largest outside connector pattern dimension of the electronic device or circuitry of the class with the next largest outside connector pattern dimension; and (f) repeating steps (c), (d), and (e) until all of matrix positions bounded by the matrix positions at the outside connector pattern dimension of the connector pattern of the electronic device or circuitry with the largest outside connector pattern dimension.
Claim 21
Independent Claim
373 words
A method of connecting electrical connection sites of a electronic device or circuitry connection matrix of a system that is used for connecting the electronic device or circuitry to a powered hardware modeler that is capable of evaluating the performance of the electronic device or circuitry in response to stimuli provided by the modeler, comprising the steps of: (a) determining for a class of electronic devices or circuitry a connector pattern of a electronic device or circuitry with a largest outside connector pattern dimension of the class and matrix positions that correspond to a connector pattern of the electronic device or circuitry with the largest outside connector pattern dimension of the class; (b) connecting each of the matrix position that corresponds to the connector pattern of the electronic device or circuitry with the largest outside connector pattern dimension of the class to signal pins of a system connector; (c) determining for the class of electronic devices or circuitry the connector pattern of the electronic device or circuitry that has the next largest outside connector pattern dimension and matrix positions that correspond to next largest outside connector pattern dimension of the class; (d) comparing an inside connector pattern dimension of the electronic device or circuitry with the next largest outside connector pattern dimension with an inside connector pattern dimension of the electronic device or circuitry with the prior largest outside connector pattern dimension; (e) connecting matrix positions at the inside connector pattern dimension of the electronic device or circuitry with the next largest outside connector pattern dimension that are not corresponding to the matrix positions of the connector pattern of the electronic device or circuitry with the prior largest outside connector pattern dimension to the matrix positions previously used by the connector pattern of the electronic device or circuitry with the prior largest outside connector pattern dimension that are outside the largest outside connector pattern dimension of the electronic device or circuitry of the class with the next largest outside connector pattern dimension; and (f) repeating steps (c), (d), and (e) until all of matrix positions bounded by the matrix positions at the outside connector pattern dimension of the connector pattern of the electronic device or circuitry with the largest outside connector pattern dimension.