Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
199 words
An apparatus for interfacing with a serial multiplexed data bus, comprising: memory means having a plurality of storage locations for storing data therein; means for partitioning said plurality of storage locations in said memory means into storage areas, each of said storage areas containing at least two of said storage locations arranged contiguously, one of said storage locations within each of said storage areas containing an arrangement of individual bits indicative of an operational code, a plurality of said storage areas being arranged contiguously in a frame, a plurality of said frames being arranged contiguously; signal processing means, operable in response to each of said operational codes of said storage areas of said memory means, for sequentially executing said plurality of said frames so as to control the transmission and reception of messages on the data bus in accordance with said operational codes stored within corresponding ones of said plurality of frames executed; and timer means for controlling said sequential execution of said signal processing means such that said signal processing means sequentially executes said plurality of said frames enabling at least two of said plurality of said frames to be executed at frequencies that differ from one another.
Claim 2
Independent Claim
199 words
An apparatus for interfacing with a serial multiplexed data bus, comprising: memory means having a plurality of storage locations for storing data therein; means for partitioning said plurality of storage locations in said memory means into storage areas, each of said storage areas containing at least two of said storage locations arranged contiguously, one of said storage locations within each of said storage areas containing an arrangement of individual bits indicative of an operational code, a plurality of said storage areas being arranged contiguously in a frame, a plurality of said frames being arranged contiguously; signal processing means, operable in response to each of said operational codes of said storage areas of said memory means, for sequentially executing said plurality of said frames so as to control the transmission and reception of messages on the data bus in accordance with said operational codes stored within corresponding ones of said plurality of frames executed; and timer means for controlling said sequential execution of said signal processing means such that said signal processing means sequentially executes said plurality of said frames enabling at least two of said plurality of said frames to be executed at frequencies that differ from one another.
Claim 3
Dependent Claim
67 words
The apparatus of claim 1, wherein a first one of said storage areas within each one of said plurality of said frames contains a predetermined operational code and a predetermined timer value, said signal processing means being responsive to said predetermined operational code for loading said timer means with said predetermined timer value for a corresponding frequency of execution for each of said plurality of said frames.
Claim 4
Dependent Claim
75 words
The apparatus of claim 1, wherein said timer means comprises means for counting through said predetermined timer value and inhibiting said signal processing means from executing a next frame in said plurality of said frames until said timer means has counted through said predetermined value, each of said predetermined timer values being of a value where said signal processing means executes each of a plurality of blocks within each of said plurality of said frames.
Claim 5
Dependent Claim
43 words
The integrated circuit of claim 1, wherein said apparatus operates within one of several different system selectable MIL-STD-1553 operating modes said operating modes comprising a bus controller mode, a remote terminal mode, a monitor mode, and a concurrent monitor and remote terminal mode.