US5367484A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable high endurance block for EEPROM device
Assignee: Microchip Technology Inc
•
Filing: 1993-04-01
•
Granted: 1994-11-22
•
Expires: 2013-04-01
Abstract
Abstract An erasable programmable memory device has a number of data storage blocks. Each block has an endurance characteristic that at least roughly defines the number of times data may be erased from and written to the block before it wears out in that data cannot then be further erased from and written to the block. A redundant data storage block of memory capacity and endurance similar to that of each of the other data storage blocks is disposed in parallel with a selected one of the latter for which higher endurance is desired. This enables identical data to be written simultaneously to the two blocks and thus considerably increases the endurance of the selected block by virtue of the fact that identical memory cells in both blocks must fail before the endurance of the selected block will be depleted. After the selected block has been designated for high endurance and placed in parallel with the redundant block, a fuse may be set to prevent alteration of that designation.
Inventors
- 👤 Samuel E. Alexander
- 👤 Stephen V. Drehobl
- 👤 Richard J. Fisher
- 👤 Leonard F. French
- 👤 Kent D. Hewitt
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 19:42
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/74; G11C16/00; G11C16/02; G11C16/06; G11C16/10; G11C16/34; G11C16/349; G11C16/3495
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
164 words
An erasable programmable memory device, comprising a plurality of first means for data storage, each of said first means having identical storage capacity to each of the others of said first means and having a first endurance characteristic at least roughly defining the number of times that data may be erased from and written to the respective first means before the latter experiences wearout in which data cannot further be erased from and written to the respective first means, a second means for data storage having said identical storage capacity and having the same or similar said first endurance characteristic, and programming means for selectively placing one of the first means in parallel with the second means when an endurance characteristic greater than said first endurance characteristic is required in the selected one of the first means, so that data may be erased from and written to the latter first means many more times before wearout than with any of the other first means.
Claim 2
Dependent Claim
164 words
An erasable programmable memory device, comprising a plurality of first means for data storage, each of said first means having identical storage capacity to each of the others of said first means and having a first endurance characteristic at least roughly defining the number of times that data may be erased from and written to the respective first means before the latter experiences wearout in which data cannot further be erased from and written to the respective first means, a second means for data storage having said identical storage capacity and having the same or similar said first endurance characteristic, and programming means for selectively placing one of the first means in parallel with the second means when an endurance characteristic greater than said first endurance characteristic is required in the selected one of the first means, so that data may be erased from and written to the latter first means many more times before wearout than with any of the other first means.
Claim 3
Dependent Claim
51 words
The device of claim 1, in which the programming means includes configurable means for inserting the selected one of the first means in parallel with the second means for purposes of simultaneously writing identical data to the selected first means and the second means, and subsequently reading that identical data therefrom.
Claim 4
Dependent Claim
120 words
An electrically erasable programmable read only memory (EEPROM) semiconductor device, including a memory section composed of multiple blocks of relatively low endurance memory, and means for selectively increasing the endurance of one of the blocks of memory to allow it to be repeatedly erased and written to over a lifetime considerably greater than that of any of the other blocks among the multiple blocks of memory, so that any one of said multiple blocks of memory may be selected for relatively high endurance in applications where the comparatively small data content thereof must be altered repeatedly over the lifetime of the device while the considerably larger data content of the remaining blocks of memory need be altered relatively fewer times.
Claim 5
Dependent Claim
120 words
An electrically erasable programmable read only memory (EEPROM) semiconductor device, including a memory section composed of multiple blocks of relatively low endurance memory, and means for selectively increasing the endurance of one of the blocks of memory to allow it to be repeatedly erased and written to over a lifetime considerably greater than that of any of the other blocks among the multiple blocks of memory, so that any one of said multiple blocks of memory may be selected for relatively high endurance in applications where the comparatively small data content thereof must be altered repeatedly over the lifetime of the device while the considerably larger data content of the remaining blocks of memory need be altered relatively fewer times.
Claim 6
Dependent Claim
33 words
The invention of claim 3, in which the means for selectively increasing endurance includes means for designating at will which one of the multiple blocks of memory is to have its endurance increased.
Claim 7
Dependent Claim
86 words
The invention of claim 4, in which the means for selectively increasing endurance further includes a separate block of memory of the same storage capacity as that of each of the multiple blocks of low endurance memory and having substantially the same low endurance characteristic, and means for programming the device to configure said separate block of memory in parallel with the designated one of the multiple blocks of memory to enable writing and reading the same data to and from both blocks of memory simultaneously.
Claim 8
Dependent Claim
103 words
An erasable programmable memory for use in split endurance applications in which a portion of the memory content must be altered a far greater number of times than the remainder of the memory content, comprising a plurality of memory means of substantially equal data storage capacity adapted for cyclical erasure and storage of data to be read therefrom over a limited substantially predetermined number of cycles until depleted, and enhancement means for adjusting a selected one of the plurality of memory means to enable it to erase and store data over a considerably greater number of cycles before depletion than said limited number.
Claim 9
Dependent Claim
103 words
An erasable programmable memory for use in split endurance applications in which a portion of the memory content must be altered a far greater number of times than the remainder of the memory content, comprising a plurality of memory means of substantially equal data storage capacity adapted for cyclical erasure and storage of data to be read therefrom over a limited substantially predetermined number of cycles until depleted, and enhancement means for adjusting a selected one of the plurality of memory means to enable it to erase and store data over a considerably greater number of cycles before depletion than said limited number.
Claim 10
Dependent Claim
56 words
The invention of claim 6, in which the enhancement means includes a separate redundant memory means of the same data storage capacity adapted for cyclical erasure and storage of data to be read therefrom over a number of cycles before depletion similar to said limited number of cycles of each of said plurality of memory means.
Claim 11
Dependent Claim
48 words
The invention of claim 7, in which the enhancement means further includes means for placing said redundant memory means in parallel with said selected one of the plurality of memory means for purposes of simultaneous erasure, storage and readout of data in the selected and redundant memory means.
Claim 12
Independent Claim
167 words
A method of increasing the endurance for erasure and writing of data in a selected memory portion of an erasable programmable memory device, comprising: incorporating into the device a plurality of first memory portions each having the same data storage capacity and an endurance characteristic at least roughly defining the number of times that data may be erased from and written to the memory portion before it experiences wearout in which data can no longer be erased from and written to the memory portion, providing a redundant memory portion having the same data storage capacity and endurance characteristic as that of each of said first memory portions, and adapting the device for programmably coupling a selected one of said first memory portions for which higher endurance is required with the redundant memory portion so that data may be erased from and written to the selected first memory portion repeatedly over a much greater number of times before wearout than with any of the other first memory portions.
Claim 13
Independent Claim
167 words
A method of increasing the endurance for erasure and writing of data in a selected memory portion of an erasable programmable memory device, comprising: incorporating into the device a plurality of first memory portions each having the same data storage capacity and an endurance characteristic at least roughly defining the number of times that data may be erased from and written to the memory portion before it experiences wearout in which data can no longer be erased from and written to the memory portion, providing a redundant memory portion having the same data storage capacity and endurance characteristic as that of each of said first memory portions, and adapting the device for programmably coupling a selected one of said first memory portions for which higher endurance is required with the redundant memory portion so that data may be erased from and written to the selected first memory portion repeatedly over a much greater number of times before wearout than with any of the other first memory portions.
Claim 14
Dependent Claim
40 words
The method of claim 9, in which: the adapting step includes paralleling the selected one of said first memory portions with the redundant memory portion for purposes of simultaneously writing identical data thereto and subsequently reading that identical data therefrom.
Claim 15
Dependent Claim
210 words
An electrically erasable programmable read only memory (EEPROM) semiconductor device, including: a memory section composed of multiple blocks of relatively low endurance memory, means for selectively increasing the endurance of one of the blocks of memory to allow it to be repeatedly erased and written to over a lifetime considerably greater than that of any of the other blocks among the multiple blocks of memory, said means for selectively increasing endurance including means for designating at will which one of the multiple blocks of memory is to have its endurance increased including a separate block of memory of the same storage capacity as that of each of the multiple blocks of low endurance memory and having substantially the same low endurance characteristic, and means for programming the device to configure said separate block of memory in parallel with the designated one of the multiple blocks of memory to enable writing and reading the same data to and from both blocks of memory simultaneously, and fuse means for selectively disrupting access to the means for designating at will, so that such access may be disrupted at any time after designation of one of the multiple blocks of memory to have its endurance increased, and thereby prevent the designation from being altered.
Claim 16
Dependent Claim
210 words
An electrically erasable programmable read only memory (EEPROM) semiconductor device, including: a memory section composed of multiple blocks of relatively low endurance memory, means for selectively increasing the endurance of one of the blocks of memory to allow it to be repeatedly erased and written to over a lifetime considerably greater than that of any of the other blocks among the multiple blocks of memory, said means for selectively increasing endurance including means for designating at will which one of the multiple blocks of memory is to have its endurance increased including a separate block of memory of the same storage capacity as that of each of the multiple blocks of low endurance memory and having substantially the same low endurance characteristic, and means for programming the device to configure said separate block of memory in parallel with the designated one of the multiple blocks of memory to enable writing and reading the same data to and from both blocks of memory simultaneously, and fuse means for selectively disrupting access to the means for designating at will, so that such access may be disrupted at any time after designation of one of the multiple blocks of memory to have its endurance increased, and thereby prevent the designation from being altered.
Claim 17
Dependent Claim
186 words
An erasable programmable memory, comprising: a plurality of memory means of substantially equal data storage capacity adapted for cyclical erasure and storage of data to be read therefrom over a limited substantially predetermined number of cycles until depleted; enhancement means for adjusting a selected one of the plurality of memory means to enable it to erase and store data over a considerably greater number of cycles before depletion than said limited number, including a separate redundant memory means of the same said data storage capacity adapted for cyclical erasure and storage of data to be read therefrom over a number of cycles before depletion similar to said limited number of cycles of each of said plurality of memory means, and means for placing said redundant memory means in parallel with said selected one of the plurality of memory means for purposes of simultaneous erasure, storage and readout of data in the selected and redundant memory means; and fuse means for preventing the selection of said selected one of the plurality of memory means from being altered after being placed in parallel with said redundant memory means.
Claim 18
Dependent Claim
186 words
An erasable programmable memory, comprising: a plurality of memory means of substantially equal data storage capacity adapted for cyclical erasure and storage of data to be read therefrom over a limited substantially predetermined number of cycles until depleted; enhancement means for adjusting a selected one of the plurality of memory means to enable it to erase and store data over a considerably greater number of cycles before depletion than said limited number, including a separate redundant memory means of the same said data storage capacity adapted for cyclical erasure and storage of data to be read therefrom over a number of cycles before depletion similar to said limited number of cycles of each of said plurality of memory means, and means for placing said redundant memory means in parallel with said selected one of the plurality of memory means for purposes of simultaneous erasure, storage and readout of data in the selected and redundant memory means; and fuse means for preventing the selection of said selected one of the plurality of memory means from being altered after being placed in parallel with said redundant memory means.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-11-21 | 1998-05-23 | 1998-11-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-11-21 | 2002-05-23 | 2002-11-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-11-21 | 2006-05-23 | 2006-11-22 | $7700.00 | Window Closed / Lapsed |