← Back to Patent Explorer
US5360747A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of reducing dice testing with on-chip identification

Assignee: Xilinx Inc
•
Filing: 1993-06-10
•
Granted: 1994-11-01
•
Expires: 2013-06-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method is provided which includes on-chip identification of individual die. The first wafer sort includes the steps of programming a plurality of dice on a wafer, programming predetermined memory memory cells on each good die to identify the wafer on which that die is located, and storing the location of each good die in a file created for each wafer. Then, the plurality of dice are subjected to predetermined conditions. In the second wafer sort, predetermined memory cells on one die are accessed to determine the associated file of that die. The associated file is then loaded. Finally, the good dice are tested. In another embodiment, the first wafer sort includes identifying the first good die on the wafer. After the next good die on the wafer is found, that die is programmed to indicate the location of the proceeding good die. This programming step is repeated until the last good die on the wafer is programmed. Once again, the wafer is subjected to adverse conditions. During the second wafer sort, the last good die on the wafer is identified and tested. Then, the next die location indicated by the tested die is tested. These steps of indicating the next die and testing that die are repeated until the first good die is tested. The present invention significantly reduces valuable test time by an amount directly related to the initial yield. Moreover, the present invention reduces wear and tear on the test equipment itself, thereby increasing the longevity of this expensive piece of equipment.

Inventors

  • 👤 Sheldon O. Larson
  • 👤 Ronald J. Mack

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 21:15
CPC Classifications
H; H10; H10P; H10P74/00; H10P74/23; G; G06; G06F; G06F11/00; G06F11/22; G06F11/2273; H10W; H10W46/00; H10W46/101; H10W46/501; H10W46/507; H10W46/601; H10W46/603; Y; Y10; Y10S; Y10S148/00; Y10S148/162

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 82 words
A method of testing dice on at least one wafer comprising the steps of: programming a plurality of dice; programming identification memory cells on each good die to identify the wafer on which said good die is located; storing the location of each good die in a file; subjecting said plurality of dice to discharge conditions; accessing the identification memory cells on one die to determine the file associated with said die; loading said associated file; and testing only said good dice.
Claim 2
Independent Claim 82 words
A method of testing dice on at least one wafer comprising the steps of: programming a plurality of dice; programming identification memory cells on each good die to identify the wafer on which said good die is located; storing the location of each good die in a file; subjecting said plurality of dice to discharge conditions; accessing the identification memory cells on one die to determine the file associated with said die; loading said associated file; and testing only said good dice.
Claim 3
Dependent Claim 19 words
The method of testing of claim 1 wherein said step of storing includes creating a file for each wafer.
Claim 4
Dependent Claim 24 words
The method of testing of claim 2 wherein said locations include X and Y conditions on the wafer on which said die is located.
Claim 5
Dependent Claim 25 words
The method of testing of claim 2 wherein said step of subjecting said plurality of dice to discharge conditions includes baking said plurality of dice.
Claim 6
Dependent Claim 32 words
The method of testing of claim 2 further including a step of electronically inking the good dice one each wafer preceding said step of subjecting said plurality of dice to discharge conditions.
Claim 7
Dependent Claim 14 words
The method of testing of claim 2 wherein said one die is electronically inked.
Claim 8
Independent Claim 125 words
A method of testing dice on a wafer comprising the steps of: (a) identifying a first good die on said wafer; (b) proceeding to the next good die on said wafer; (c) programming said next good die to indicate a location of the preceding good die; (d) repeating steps (b) and (c) until a last good die on said wafer is programmed; (e) subjecting said wafer to discharge conditions; (f) identifying said last good die; (g) testing said last good die, thereby generating a tested die; (h) proceeding to a preceding die location indicated by said tested die; (i) testing the die at said preceding die location, thereby generating another tested die; (k) repeating steps (h) and (i) until said first good die is tested.
Claim 9
Independent Claim 125 words
A method of testing dice on a wafer comprising the steps of: (a) identifying a first good die on said wafer; (b) proceeding to the next good die on said wafer; (c) programming said next good die to indicate a location of the preceding good die; (d) repeating steps (b) and (c) until a last good die on said wafer is programmed; (e) subjecting said wafer to discharge conditions; (f) identifying said last good die; (g) testing said last good die, thereby generating a tested die; (h) proceeding to a preceding die location indicated by said tested die; (i) testing the die at said preceding die location, thereby generating another tested die; (k) repeating steps (h) and (i) until said first good die is tested.
Claim 10
Dependent Claim 28 words
The method of testing of claim 7 wherein steps (a) and (c) include programming identification memory cells on said first good die and said next good die, respectively.
Claim 11
Dependent Claim 18 words
The method of testing of claim 8 wherein said location includes X and Y coordinates on said wafer.
Claim 12
Dependent Claim 17 words
The method of testing of claim 7 wherein step (e) includes baking said dice on said wafer.
Claim 13
Dependent Claim 23 words
The method of testing of claim 7 wherein step (i) includes accessing identification memory cells of said die at said preceding die location.
Claim 14
Dependent Claim 17 words
The method of testing of claim 7 wherein step (d) includes electronically inking said last good die.
Claim 15
Independent Claim 80 words
A method of storing a plurality of wafers, each wafer having a plurality of dice thereon, said method comprising the steps of: (a) programming a plurality of memory cells on each die; (b) verifying said programming of said plurality of memory cells; (c) providing a location of an identified good die by programming a plurality of identification memory cells on another good die; (d) subjecting said plurality of memory cells to discharge conditions; and (e) testing only the good dice.
Claim 16
Independent Claim 80 words
A method of storing a plurality of wafers, each wafer having a plurality of dice thereon, said method comprising the steps of: (a) programming a plurality of memory cells on each die; (b) verifying said programming of said plurality of memory cells; (c) providing a location of an identified good die by programming a plurality of identification memory cells on another good die; (d) subjecting said plurality of memory cells to discharge conditions; and (e) testing only the good dice.

References Cited (Backward Citations)

US4703436A Cited
US5256578A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-10-31 1998-05-02 1998-11-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-10-31 2002-05-02 2002-11-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-10-31 2006-05-02 2006-11-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag