← Back to Patent Explorer
US5356834A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of forming contact windows in semiconductor devices

Assignee: Toshiba Corp
•
Filing: 1993-03-23
•
Granted: 1994-10-18
•
Expires: 2013-03-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A manufacturing method of semiconductor devices according to this invention, comprises the step of forming pattern portions containing internal wiring layers on a semiconductor substrate, the step of forming interlayer insulating films on said semiconductor substrate, the step of forming an opening portion in said interlayer insulating films so as to allow the pattern portions and the substrate to appear, and the step of forming a sidewall insulating film on the sidewall of the pattern portions appearing in the opening portion.

Inventors

  • 👤 Shigeki Sugimoto
  • 👤 Katsuya Okumura

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 16:53
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/033; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/064; H10W20/065; H10W20/069; H10W20/071; H10W20/074; H10W20/076; H10W20/081; H10W20/082; H10W20/40; Y; Y10; Y10S; Y10S148/00; Y10S148/133

Claims Analysis

Total Claims: 21
Claim 1
Independent Claim 86 words
A manufacturing method of semiconductor devices, comprising the steps of: forming a plurality of pattern portions containing internal wiring layers over a semiconductor substrate; forming interlayer insulating films for insulating said internal wiring layers from each other over said semiconductor substrate; forming an opening portion, in said interlayer insulating films, which allows said substrate and at least one of said pattern portions to appear; and forming a sidewall insulating film on the sidewall of at least one of said pattern portions appearing in said opening portion.
Claim 2
Dependent Claim 86 words
A manufacturing method of semiconductor devices, comprising the steps of: forming a plurality of pattern portions containing internal wiring layers over a semiconductor substrate; forming interlayer insulating films for insulating said internal wiring layers from each other over said semiconductor substrate; forming an opening portion, in said interlayer insulating films, which allows said substrate and at least one of said pattern portions to appear; and forming a sidewall insulating film on the sidewall of at least one of said pattern portions appearing in said opening portion.
Claim 3
Dependent Claim 30 words
A manufacturing method according to claim 1, wherein said patterns are provided with protective layers for protecting said internal wiring layers from an etchant used to form said opening portion.
Claim 4
Dependent Claim 39 words
A manufacturing method according to claim 1, wherein said sidewall insulating film is formed by forming an insulating film from the inside of said opening portion to said interlayer insulating films and then anisotropically etching the resulting insulating film.
Claim 5
Dependent Claim 43 words
A manufacturing method according to claim 2, wherein said protective layers are made of a material that is to be etched at a speed lower than the etching speed of said interlayer insulating films during etching for the formation of said opening portion.
Claim 6
Dependent Claim 33 words
A manufacturing method according to claim 4, wherein said protective layers are made of a material mainly containing silicon, when said interlayer insulating films are made of a material mainly containing silicate glass.
Claim 7
Dependent Claim 22 words
A manufacturing method according to claim 5, wherein said material mainly containing silicon is oxidized after the formation of said opening portion.
Claim 8
Dependent Claim 141 words
A manufacturing method of semiconductor devices, comprising the steps of: forming a plurality of first pattern portions containing first-level internal wiring layers over a semiconductor substrate; forming first interlayer insulating films for insulating said first-level internal wiring layers from each other over said semiconductor substrate; forming a plurality of second pattern portions containing second-level internal wiring layers over said first inter layer insulating films; forming second interlayer insulating films for insulating said second-level internal wiring layers from each other over said semiconductor substrate; forming an opening portion, penetrating through said second interlayer insulating films and said first interlayer insulating films, which allows said substrate and at least one portion of said first and second pattern portions to appear; and forming a sidewall insulating film on the sidewall of at least one of said first pattern portions appearing in said opening portion.
Claim 9
Dependent Claim 141 words
A manufacturing method of semiconductor devices, comprising the steps of: forming a plurality of first pattern portions containing first-level internal wiring layers over a semiconductor substrate; forming first interlayer insulating films for insulating said first-level internal wiring layers from each other over said semiconductor substrate; forming a plurality of second pattern portions containing second-level internal wiring layers over said first inter layer insulating films; forming second interlayer insulating films for insulating said second-level internal wiring layers from each other over said semiconductor substrate; forming an opening portion, penetrating through said second interlayer insulating films and said first interlayer insulating films, which allows said substrate and at least one portion of said first and second pattern portions to appear; and forming a sidewall insulating film on the sidewall of at least one of said first pattern portions appearing in said opening portion.
Claim 10
Dependent Claim 32 words
A manufacturing method according to claim 7, wherein said first patterns are provided with protective layers for protecting said first-level internal wiring layers from an etchant used to form said opening portion.
Claim 11
Dependent Claim 40 words
A manufacturing method according to claim 7, wherein said sidewall insulating film is formed by forming an insulating film from the inside of said opening portion to said second interlayer insulating films and then anisotropically etching the resulting insulating film.
Claim 12
Dependent Claim 46 words
A manufacturing method according to claim 8, wherein said protective layers are made of a material that is to be etched at a speed lower than the etching speed of said first and second interlayer insulating films during etching for the formation of said opening portion.
Claim 13
Dependent Claim 36 words
A manufacturing method according to claim 10, wherein said protective layers are made of a material mainly containing silicon, when said first and second interlayer insulating films are made of a material mainly containing silicate glass.
Claim 14
Dependent Claim 22 words
A manufacturing method according to claim 11, wherein said material mainly containing silicon is oxidized after the formation of said opening portion.
Claim 15
Dependent Claim 155 words
A manufacturing method of semiconductor devices, comprising the steps of: forming a plurality of first pattern portions containing first-level internal wiring layers over a semiconductor substrate; forming first interlayer insulating films for insulating said internal wiring layers from each other over said semiconductor substrate; forming a plurality of second pattern portions containing second-level internal wiring layers over said first interlayer insulating films; forming second interlayer insulating films for insulating said second-level internal wiring layers from each other over said semiconductor substrate; forming an opening portion, penetrating through said second interlayer insulating films and said first interlayer insulating films, which allows said substrate, at least one of said first pattern portions and at least one of said second pattern portions to appear; and forming a sidewall insulating film on each of the sidewalls of at least one of said first pattern portions and at least one of said second pattern portions appearing in said opening portion.
Claim 16
Dependent Claim 155 words
A manufacturing method of semiconductor devices, comprising the steps of: forming a plurality of first pattern portions containing first-level internal wiring layers over a semiconductor substrate; forming first interlayer insulating films for insulating said internal wiring layers from each other over said semiconductor substrate; forming a plurality of second pattern portions containing second-level internal wiring layers over said first interlayer insulating films; forming second interlayer insulating films for insulating said second-level internal wiring layers from each other over said semiconductor substrate; forming an opening portion, penetrating through said second interlayer insulating films and said first interlayer insulating films, which allows said substrate, at least one of said first pattern portions and at least one of said second pattern portions to appear; and forming a sidewall insulating film on each of the sidewalls of at least one of said first pattern portions and at least one of said second pattern portions appearing in said opening portion.
Claim 17
Dependent Claim 59 words
A manufacturing method according to claim 13, wherein said first patterns are provided with first protective layers for protecting said first-level internal wiring layers from an etchant used to form said opening portion; and said second patterns are provided with second protective layers for protecting said second-level internal wiring layers from an etchant used to form said opening portion.
Claim 18
Dependent Claim 40 words
A manufacturing method according to claim 13, wherein said sidewall insulating film is formed by forming an insulating film from the inside of said opening portion to said second interlayer insulating films and then anisotropically etching the resulting insulating film.
Claim 19
Dependent Claim 49 words
A manufacturing method according to claim 14, wherein said first and second protective layers are made of a material that is to be etched at a speed lower than the etching speed of said first and second interlayer insulating films during etching for the formation of said opening portion.
Claim 20
Dependent Claim 39 words
A manufacturing method according to claim 16, wherein said first and second protective layers are made of a material mainly containing silicon, when said first and second interlayer insulating films are made of a material mainly containing silicate glass.
Claim 21
Dependent Claim 22 words
A manufacturing method according to claim 17, wherein said material mainly containing silicon is oxidized after the formation of said opening portion.

References Cited (Backward Citations)

JPH0230124A Cited
US5006481A Cited
US5073510A Cited
US5104822A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-10-17 1998-04-18 1998-10-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-10-17 2002-04-18 2002-10-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-10-17 2006-04-18 2006-10-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag