US5349693A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Control circuit for digital data transfer
Assignee: NEC Corp
•
Filing: 1993-11-23
•
Granted: 1994-09-20
•
Expires: 2013-11-23
Abstract
Abstract A control circuit for digital data transfer between two digital circuits provided with two different bus architectures. The circuit includes two data bus transceivers which are controlled in a manner which determines data transfer between two CPU packages which are rendered compatible. The data bus transceivers are further controlled such that only one data bus transceiver is selectively rendered operative. The two data bus transceivers are respectively assigned to two memory units. One of the memory units is made active in the event that the data bus transceiver assigned thereto is rendered operative, while the other memory unit is made active in the event that the other data bus transceiver assigned thereto is rendered operative.
Inventors
- 👤 Naoyuki Matsushita
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 07:27
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4004; G06F13/4027
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
416 words
A control circuit for digital data transfer between first and second digital circuits which are respectively provided with different bus architectures, said first digital circuit having an N-bit data bus, N being a positive even integer, said second digital circuit having an N/2-bit data bus, said control circuit being included in said first digital circuit and comprising: a first data bus transceiver which is operatively coupled to said second digital circuit and to a first N/2-bit data bus provided in said first digital circuit, said first data bus transceiver being assigned to pass therethrough first N/2-bit data; a second data bus transceiver operatively coupled to said second digital circuit and to a second N/2-bit data bus provided in said first digital circuit, said second data bus transceiver being assigned to pass therethrough second N/2-bit data; first memory means for storing said first N/2-bit data applied from said second digital circuit via said first data bus transceiver, said first memory means being coupled to said first data bus transceiver via said first N/2-bit data bus; second memory means for storing said second N/2-bit data applied from said second digital circuit via said second data bus transceiver, said second memory means being coupled to said second data bus transceiver via said second N/2-bit data bus; first control means operatively coupled to said first and second data bus transceivers, said first control means controlling said first and second data bus transceivers so as to determine data transfer direction between said first and second digital circuits based on negotiations between said first and second digital circuits on a right of use of the data buses within said first and second digital data circuits, and said first control means selectively rendering one of said first and second data bus transceivers operative; second control means for allowing said first memory means to be active if said first control means renders said first data bus transceiver operative and if said first control means instructs data to be received, from said second digital circuit, and said second control means allowing said second memory means to be active if said first control means renders said second data bus transceiver operative and if said first control means instructs data to be received from said second digital circuit; and third control means for rendering said N-bit data bus to be used as an address bus in a time sharing manner, said third control means branching said N-bit data bus into said first and second N/2-bit data buses.
Claim 2
Dependent Claim
416 words
A control circuit for digital data transfer between first and second digital circuits which are respectively provided with different bus architectures, said first digital circuit having an N-bit data bus, N being a positive even integer, said second digital circuit having an N/2-bit data bus, said control circuit being included in said first digital circuit and comprising: a first data bus transceiver which is operatively coupled to said second digital circuit and to a first N/2-bit data bus provided in said first digital circuit, said first data bus transceiver being assigned to pass therethrough first N/2-bit data; a second data bus transceiver operatively coupled to said second digital circuit and to a second N/2-bit data bus provided in said first digital circuit, said second data bus transceiver being assigned to pass therethrough second N/2-bit data; first memory means for storing said first N/2-bit data applied from said second digital circuit via said first data bus transceiver, said first memory means being coupled to said first data bus transceiver via said first N/2-bit data bus; second memory means for storing said second N/2-bit data applied from said second digital circuit via said second data bus transceiver, said second memory means being coupled to said second data bus transceiver via said second N/2-bit data bus; first control means operatively coupled to said first and second data bus transceivers, said first control means controlling said first and second data bus transceivers so as to determine data transfer direction between said first and second digital circuits based on negotiations between said first and second digital circuits on a right of use of the data buses within said first and second digital data circuits, and said first control means selectively rendering one of said first and second data bus transceivers operative; second control means for allowing said first memory means to be active if said first control means renders said first data bus transceiver operative and if said first control means instructs data to be received, from said second digital circuit, and said second control means allowing said second memory means to be active if said first control means renders said second data bus transceiver operative and if said first control means instructs data to be received from said second digital circuit; and third control means for rendering said N-bit data bus to be used as an address bus in a time sharing manner, said third control means branching said N-bit data bus into said first and second N/2-bit data buses.
Claim 3
Dependent Claim
48 words
A control circuit as claimed in claim 1, wherein said first control means applies a least significant bit of said address bus to said first and second data bus transceivers such that said least significant bit selectively renders one of said first and second data bus transceivers operative.
Claim 4
Dependent Claim
61 words
A control circuit as claimed in claim 1, wherein said first memory means stores data identified by an even address, wherein said second memory means stores data identified by an odd address, and wherein said second control means uses the least significant bit of said address bus so as to selectively render one of said first and second memory means active.
Claim 5
Dependent Claim
39 words
A control circuit as claimed in claim 1, wherein said first data bus transceiver is allocated to data identified by an even address, and wherein said second data bus transceiver is allocated to data identified by an odd address.
References Cited (Backward Citations)
US4137562A
Cited
US4516199A
Cited
US4467447A
Cited
US4663706A
Cited
US4750107A
Cited
US4933846A
Cited
US4878166A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-09-19 | 1998-03-21 | 1998-09-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-09-19 | 2002-03-21 | 2002-09-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-09-19 | 2006-03-21 | 2006-09-20 | $7700.00 | Window Closed / Lapsed |