US5349542A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for sizing widths of power busses in integrated circuits
Assignee: Philips Semiconductors Inc
•
Filing: 1992-04-02
•
Granted: 1994-09-20
•
Expires: 2012-04-02
Abstract
Abstract Segments within a power network of an integrated circuit are calculated utilizing information generated during design and placement. The performance of logic blocks within the integrated circuit is simulated to obtain an estimated maximum current requirement for each logic block. After obtaining an estimated maximum current requirement for each logic block, the estimated maximum current flow through each power net segment is obtained by summing the estimated current requirements for each logic block which draws current through the power net segment. Based on this estimated maximum current flow through each power segment, a width for each power net segment is calculated. After widths have been calculated, a check may be made to assure that a predetermined electromigration limit is not exceeded. When projected current flow through a power net segment will result in an exceeding of the predetermined electromigration limit, the width of the power net segment is increased.
Inventors
- 👤 Daniel R. Brasen
- 👤 Bruce S. Seiler
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 14:55
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/39; G06F30/394; H; H10; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/43
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
134 words
A method for sizing widths of power net segments within a power net of an integrated circuit, the method comprising the steps of: (a) grouping circuit elements of the integrated circuit into logic blocks; (b) routing the power net between the logic blocks; (c) simulating performance of the logic blocks within the integrated circuit to obtain an estimated maximum current requirement for each logic block; (d) for each power net segment, summing the estimated current requirements for each logic block which draws current through the power net segment to obtain estimated maximum current flow through the power net segment; (e) based on maximum current flow in step (d) calculating a width for each power net segment; and, (f) sizing the width for each power net segment based on the calculation performed in step (e).
Claim 2
Independent Claim
134 words
A method for sizing widths of power net segments within a power net of an integrated circuit, the method comprising the steps of: (a) grouping circuit elements of the integrated circuit into logic blocks; (b) routing the power net between the logic blocks; (c) simulating performance of the logic blocks within the integrated circuit to obtain an estimated maximum current requirement for each logic block; (d) for each power net segment, summing the estimated current requirements for each logic block which draws current through the power net segment to obtain estimated maximum current flow through the power net segment; (e) based on maximum current flow in step (d) calculating a width for each power net segment; and, (f) sizing the width for each power net segment based on the calculation performed in step (e).
Claim 3
Dependent Claim
95 words
A method as in claim 1 wherein step (e) includes the substeps of: (e.1) determining maximum allowable voltage drop within a defined portion of the power net; and, (e.2) using the maximum allowable voltage drop determined in substep (e.1) and the maximum current flow calculated in step (d) to calculate a minimum width for each power net segment within the defined portion, the minimum width being selected so that current density is constant for all power net segments within the defined portion, except that all power net segments within a single channel have equal widths.
Claim 4
Dependent Claim
61 words
A method as in claim 2, wherein in substep (e.2), when a plurality of power net segments are in a single channel, width of the single channel is sized so that a power net segment through which a smallest current flows has a current density equal to current density of channels which are comprised of only a single power net segment.
Claim 5
Dependent Claim
48 words
A method as in claim 3 wherein step (e) additionally comprises the following substep: (e.3) when projected current flow through a power net segment having a width calculated in substep (e.2) results in an exceeding of a predetermined electromigration limit, increasing the width of the power net segment.
Claim 6
Dependent Claim
22 words
A method as in claim 4 wherein substep (e.2) is performed using nodal analysis within the defined portion of the power net.
Claim 7
Independent Claim
154 words
A method for calculating widths of power net segments within a power net of an integrated circuit, the method comprising the steps of: (a) simulating performance of logic blocks within the integrated circuit to obtain an estimated maximum current requirement for each logic block, wherein step (a) includes the substeps of (a.1) generating simulation test vectors, (a.2) simulating performance of each logic block in response to application of the simulation test vectors to the integrated circuit, and (a.3) determining a maximum number of circuit element outputs within each logic block which simultaneously switch in response to application of the simulation test vector; (b) for each power net segment, summing the estimated current requirements for each logic block which draws current through the power net segment to obtain estimated maximum current flow through the power net segment; and (c) based on maximum current flow in step (b) calculating a width for each power net segment.
Claim 8
Independent Claim
154 words
A method for calculating widths of power net segments within a power net of an integrated circuit, the method comprising the steps of: (a) simulating performance of logic blocks within the integrated circuit to obtain an estimated maximum current requirement for each logic block, wherein step (a) includes the substeps of (a.1) generating simulation test vectors, (a.2) simulating performance of each logic block in response to application of the simulation test vectors to the integrated circuit, and (a.3) determining a maximum number of circuit element outputs within each logic block which simultaneously switch in response to application of the simulation test vector; (b) for each power net segment, summing the estimated current requirements for each logic block which draws current through the power net segment to obtain estimated maximum current flow through the power net segment; and (c) based on maximum current flow in step (b) calculating a width for each power net segment.
Claim 9
Dependent Claim
95 words
A method as in claim 6 wherein step (c) includes the substeps of: (c.1) determining maximum allowable voltage drop within a defined portion of the power net; and, (c.2) using the maximum allowable voltage drop determined in substep (c.1) and the maximum current flow calculated in step (b) to calculate a minimum width for each power net segment within the defined portion, the minimum width being selected so that current density is constant for all power net segments within the defined portion, except that all power net segments within a single channel have equal widths.
Claim 10
Dependent Claim
61 words
A method as in claim 7, wherein in substep (c.2), when a plurality of power net segments are in a single channel, width of the single channel is sized so that a power net segment through which a smallest current flows has a current density equal to current density of channels which are comprised of only a single power net segment.
Claim 11
Dependent Claim
48 words
A method as in claim 8 wherein step (c) additionally comprises the following substep: (c.3) when projected current flow through a power net segment having a width calculated in substep (c.2) results in an exceeding of a predetermined electromigration limit, increasing the width of the power net segment.
Claim 12
Dependent Claim
22 words
A method as in claim 7 wherein substep (c.2) is performed using nodal analysis within the defined portion of the power net.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-09-19 | 1998-03-21 | 1998-09-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-09-19 | 2002-03-21 | 2002-09-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-09-19 | 2006-03-21 | 2006-09-20 | $7700.00 | Window Closed / Lapsed |