← Back to Patent Explorer
US5346846A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacturing a highly integrated semiconductor device

Assignee: SK Hynix Inc
•
Filing: 1993-06-29
•
Granted: 1994-09-13
•
Expires: 2013-06-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract This is a method of manufacturing a DRAM cell of a highly integrated semiconductor device increased in the capacity of its capacitor as several cylinder-shaped storage electrodes with first and second polysilicon layers are formed. In order to form several cylinder-shaped electrodes, a polysilicon layer of hemisphere grain structures is used as a mask during the etching process.

Inventors

  • 👤 Young J. Park
  • 👤 Ha J. Jeon

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 07:33
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/033; H10B12/0335; H10B12/30; H10B12/31; H10B12/318; H10D; H10D1/00; H10D1/01; H10D1/041; H10D1/043; H10D1/60; H10D1/68; H10D1/692; H10D1/711; H10D1/712; H10D1/716; Y; Y10; Y10S; Y10S438/00; Y10S438/942; Y10S438/947

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 276 words
A method of manufacturing a highly integrated semiconductor device comprising the steps of: forming a field oxide layer on part of a silicon substrate; forming a word line, a mask oxide layer, and a spacer oxide layer on said silicon substrate and on said field oxide layer; depositing a first polysilicon layer over the entire surface of said semiconductor device; forming on said first polysilicon layer a photoresist pattern having a cylinder-shaped window; forming a first oxide layer over the entire surface of said semiconductor device; etching said first oxide layer through an etchback process until said photoresist pattern is exposed; removing the exposed photoresist pattern entirely so that a cylinder-shaped oxide layer remains and a portion of the first polysilicon layer is exposed; forming a polysilicon layer of hemisphere grain structures on the surface of said cylinder-shaped oxide layer and on the exposed first polysilicon layer, the hemisphere grain structures of said layer of hemisphere grain structures being separated from each other so as to leave exposed openings on the surface of said cylinder-shaped oxide layer; etching the exposed part of said cylinder-shaped oxide layer through the openings formed by said polysilicon layer of the hemisphere grain structures so as to form several cylinder-shaped oxide layer patterns; removing said polysilicon layer of the hemisphere grain structures; depositing a second polysilicon layer on said cylinder-shaped oxide layer patterns and on the exposed surface of said first polysilicon layer; and etching said first polysilicon layer and said second polysilicon layer using a mask for forming a storage electrode made up of said first polysilicon layer and the second polysilicon layer formed on said cylinder-shaped oxide layer patterns.
Claim 2
Independent Claim 276 words
A method of manufacturing a highly integrated semiconductor device comprising the steps of: forming a field oxide layer on part of a silicon substrate; forming a word line, a mask oxide layer, and a spacer oxide layer on said silicon substrate and on said field oxide layer; depositing a first polysilicon layer over the entire surface of said semiconductor device; forming on said first polysilicon layer a photoresist pattern having a cylinder-shaped window; forming a first oxide layer over the entire surface of said semiconductor device; etching said first oxide layer through an etchback process until said photoresist pattern is exposed; removing the exposed photoresist pattern entirely so that a cylinder-shaped oxide layer remains and a portion of the first polysilicon layer is exposed; forming a polysilicon layer of hemisphere grain structures on the surface of said cylinder-shaped oxide layer and on the exposed first polysilicon layer, the hemisphere grain structures of said layer of hemisphere grain structures being separated from each other so as to leave exposed openings on the surface of said cylinder-shaped oxide layer; etching the exposed part of said cylinder-shaped oxide layer through the openings formed by said polysilicon layer of the hemisphere grain structures so as to form several cylinder-shaped oxide layer patterns; removing said polysilicon layer of the hemisphere grain structures; depositing a second polysilicon layer on said cylinder-shaped oxide layer patterns and on the exposed surface of said first polysilicon layer; and etching said first polysilicon layer and said second polysilicon layer using a mask for forming a storage electrode made up of said first polysilicon layer and the second polysilicon layer formed on said cylinder-shaped oxide layer patterns.
Claim 3
Dependent Claim 23 words
The method of manufacturing a highly integrated semiconductor device of claim 1, wherein said first oxide layer comprises a Spin On Glass layer.
Claim 4
Dependent Claim 25 words
The method of manufacturing a highly integrated semiconductor device of claim 1, wherein said first oxide layer comprises a Plasma Enhanced Chemical Vapor Deposition layer.
Claim 5
Independent Claim 331 words
A method of manufacturing a highly integrated semiconductor device comprising the steps of; forming a field oxide layer on part of a silicon substrate; forming a word line, a mask oxide layer, and a spacer oxide layer on said silicon substrate and on said field oxide layer; depositing a first polysilicon layer over the entire surface of said semiconductor device; forming on said first polysilicon layer a photoresist pattern having a cylinder-shaped window; forming a first oxide layer over the entire surface of said semiconductor device; etching said first oxide layer through an etchback process until said photoresist pattern is exposed; removing the exposed photoresist pattern entirely so that a cylinder-shaped oxide layer remains and a portion of the first polysilicon layer is exposed; forming a polysilicon layer of hemisphere grain structures on the surface of said cylinder-shaped oxide layer and on the exposed first polysilicon layer, the hemisphere grain structures of said layer of hemisphere grain structures being separated from each other so as to leave exposed openings on the surface of said cylinder-shaped oxide layer; etching the exposed part of said cylinder-shaped oxide layer through the openings formed by said polysilicon layer of the hemisphere grain structures so as to form several cylinder-shaped oxide layer patterns; removing said polysilicon layer of the hemisphere grain structures; depositing a second polysilicon layer on said cylinder-shaped oxide layer patterns and the exposed portion of said first polysilicon layer; coating a photoresist layer on said second polysilicon layer; etching said first polysilicon layer and said second polysilicon layer on top of said cylinder-shaped oxide layer patterns is exposed; etching said exposed second polysilicon layer formed on top of said cylinder-shaped oxide layer patterns; removing the remaining photoresist layer; etching away said cylinder-shaped oxide layer patterns; and etching said first polysilicon layer and said second polysilicon layer using a mask for forming a storage electrode made up of said first polysilicon layer and the second polysilicon layer formed on said cylinder-shaped oxide layer patterns.
Claim 6
Independent Claim 331 words
A method of manufacturing a highly integrated semiconductor device comprising the steps of; forming a field oxide layer on part of a silicon substrate; forming a word line, a mask oxide layer, and a spacer oxide layer on said silicon substrate and on said field oxide layer; depositing a first polysilicon layer over the entire surface of said semiconductor device; forming on said first polysilicon layer a photoresist pattern having a cylinder-shaped window; forming a first oxide layer over the entire surface of said semiconductor device; etching said first oxide layer through an etchback process until said photoresist pattern is exposed; removing the exposed photoresist pattern entirely so that a cylinder-shaped oxide layer remains and a portion of the first polysilicon layer is exposed; forming a polysilicon layer of hemisphere grain structures on the surface of said cylinder-shaped oxide layer and on the exposed first polysilicon layer, the hemisphere grain structures of said layer of hemisphere grain structures being separated from each other so as to leave exposed openings on the surface of said cylinder-shaped oxide layer; etching the exposed part of said cylinder-shaped oxide layer through the openings formed by said polysilicon layer of the hemisphere grain structures so as to form several cylinder-shaped oxide layer patterns; removing said polysilicon layer of the hemisphere grain structures; depositing a second polysilicon layer on said cylinder-shaped oxide layer patterns and the exposed portion of said first polysilicon layer; coating a photoresist layer on said second polysilicon layer; etching said first polysilicon layer and said second polysilicon layer on top of said cylinder-shaped oxide layer patterns is exposed; etching said exposed second polysilicon layer formed on top of said cylinder-shaped oxide layer patterns; removing the remaining photoresist layer; etching away said cylinder-shaped oxide layer patterns; and etching said first polysilicon layer and said second polysilicon layer using a mask for forming a storage electrode made up of said first polysilicon layer and the second polysilicon layer formed on said cylinder-shaped oxide layer patterns.
Claim 7
Dependent Claim 23 words
The method of manufacturing a highly integrated semiconductor device of claim 4, wherein said first oxide layer comprises a Spin On Glass layer.
Claim 8
Dependent Claim 25 words
The method of manufacturing a highly integrated semiconductor device of claim 4, wherein said first oxide layer comprises a Plasma Enhanced Chemical Vapor Deposition layer.

References Cited (Backward Citations)

US5204280A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-09-12 1998-03-14 1998-09-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-09-12 2002-03-14 2002-09-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-09-12 2006-03-14 2006-09-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag