US5345394A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for generating power slits
Assignee: Samsung Electronics Co Ltd
•
Filing: 1992-02-10
•
Granted: 1994-09-06
•
Expires: 2012-02-10
Abstract
Abstract An automatic method of generating slits in power buses on a chip. The present invention includes three embodiments. The first embodiment is directed to a generic method of generating power slits. Once bus dimensions are identified, predetermined parameters for optimal power slit size and number are used to automatically generate a power slit layer for the mask database. The second embodiment is a continuation of the first embodiment and is directed to a method of generating power slits for an orthogonal corner case; where two buses overlap at 90° angles. This is performed by locating all corner cases. Power slits are removed within a cross (corner/intersect) area of overlapping buses. At this point power slits from overlapping buses are extended across the corner/intersect area. The extension lines are logically ANDed together resulting in points within the corner/intersect area where the extension lines intersect. These intersection points indicate where new types of power slits, called "holes", can be generated. The third embodiment is directed to a method of generating power slits for non-orthogonal corner case. It is generally identical to the second embodiment.
Inventors
- 👤 Chong M. Lin
- 👤 Tatao Chuang
- 👤 Tran Long
- 👤 Hy Hoang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 14:45
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/427; G; G06; G06F; G06F30/00; G06F30/30; G06F30/39
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
154 words
A method for generating slits in a power bus located on a chip, comprising the steps of: (1) locating a bus; (2) determining a width for said bus; (3) determining a length for said bus; (4) dividing said width by a maximum width of the power slits plus a first spacing distance between the power slits, resulting in a first number indicating how many power slit(s) to generate in a width direction of said bus; (5) dividing said length by a minimum length of the power slits plus a second spacing distance between the power slits, resulting in a second value indicating how many power slit(s) to generate in a length direction of said bus; and (6) generating a plurality of power slits according to steps (4) and (5) on said bus utilizing said first and second spacing distance between the power slits in said width and said length directions of said bus, respectively.
Claim 2
Independent Claim
154 words
A method for generating slits in a power bus located on a chip, comprising the steps of: (1) locating a bus; (2) determining a width for said bus; (3) determining a length for said bus; (4) dividing said width by a maximum width of the power slits plus a first spacing distance between the power slits, resulting in a first number indicating how many power slit(s) to generate in a width direction of said bus; (5) dividing said length by a minimum length of the power slits plus a second spacing distance between the power slits, resulting in a second value indicating how many power slit(s) to generate in a length direction of said bus; and (6) generating a plurality of power slits according to steps (4) and (5) on said bus utilizing said first and second spacing distance between the power slits in said width and said length directions of said bus, respectively.
Claim 3
Dependent Claim
120 words
A method according to claim 1, wherein said steps (2) and (3) further comprise the steps of: (a) assigning a starting-point and an endpoint corresponding to boundaries of said bus in a horizontal direction; (b) subtracting said starting-point from said endpoint resulting in a first absolute value; (c) assigning a starting-point and an endpoint corresponding to boundaries of said bus in a vertical direction; (d) subtracting said starting-point from said endpoint resulting in a second absolute value; (e) comparing said first value with said second value to determine which is greater; (f) assigning said greater value as said length of said bus; and (g) assigning which ever value is smaller according to step (e) as said width of said bus.
Claim 4
Dependent Claim
22 words
A method according to claim 2, wherein said starting-points and said endpoints are coordinate locations obtained from a mask layout data base.
Claim 5
Dependent Claim
41 words
A method according to claim 1, wherein said step (2) further comprises the steps of comparing said width to a minimum standard value and returning to step (1) if said minimum standard value is greater than said width for said bus.
Claim 6
Independent Claim
291 words
A method for generating slits in a power bus located on a chip, comprising the steps of: (1) locating a bus; (2) determining a width for said bus; (3) determining a length for said bus; (4) dividing said width by a maximum width of the power slits plus a first spacing distance between the power slits, resulting in a first number indicating how many slit(s) to generate in a width direction of said bus; (5) dividing said length by a minimum length of the power slits plus a second spacing distance between the power slits, resulting in a second value indicating how many slit(s) to generate in a length direction of said bus; (6) generating a plurality of power slits according to steps (4) and (5) on the said bus utilizing said first and second spacing distance between the power slits in said width and said length directions of said bus, respectively; (7) repeating steps (1) through (6) until all buses in a defined area have power slits; (8) identifying if any buses in said defined area overlap to form an orthogonal cross section; (9) removing all power slits in said orthogonal cross section; (10) extending first pointer line(s) from a first power slit(s) of a first bus to an opposite boundary side of said cross area to connect said first power slit(s) of said first bus; (11) extending second pointer line(s) from a power slit(s) of a second bus to an opposite boundary side of said cross area from said second power slits of said second bus; (12) intersecting, logically, said first pointer line(s) with said second pointer line(s) forming a defined hole indicating where to generate power slits; and (13) generating power slit(s) where said defined holes are located.
Claim 7
Independent Claim
291 words
A method for generating slits in a power bus located on a chip, comprising the steps of: (1) locating a bus; (2) determining a width for said bus; (3) determining a length for said bus; (4) dividing said width by a maximum width of the power slits plus a first spacing distance between the power slits, resulting in a first number indicating how many slit(s) to generate in a width direction of said bus; (5) dividing said length by a minimum length of the power slits plus a second spacing distance between the power slits, resulting in a second value indicating how many slit(s) to generate in a length direction of said bus; (6) generating a plurality of power slits according to steps (4) and (5) on the said bus utilizing said first and second spacing distance between the power slits in said width and said length directions of said bus, respectively; (7) repeating steps (1) through (6) until all buses in a defined area have power slits; (8) identifying if any buses in said defined area overlap to form an orthogonal cross section; (9) removing all power slits in said orthogonal cross section; (10) extending first pointer line(s) from a first power slit(s) of a first bus to an opposite boundary side of said cross area to connect said first power slit(s) of said first bus; (11) extending second pointer line(s) from a power slit(s) of a second bus to an opposite boundary side of said cross area from said second power slits of said second bus; (12) intersecting, logically, said first pointer line(s) with said second pointer line(s) forming a defined hole indicating where to generate power slits; and (13) generating power slit(s) where said defined holes are located.
Claim 8
Dependent Claim
32 words
A method according to claim 5 wherein said step (12) includes logically ANDing, said first pointer line(s) with said second pointer line(s) to form defined holes indicating where to generate power slits.
Claim 9
Dependent Claim
25 words
A method according to claim 5, wherein said step (8) further comprises the steps of evaluating logically where two buses share coordinate values that intersect.
Claim 10
Dependent Claim
20 words
A method according to claim 7, wherein said evaluating step includes searching for two buses that have overlapping coordinate values.
Claim 11
Dependent Claim
22 words
A method according to claim 5, wherein said extending step in said step (10) includes extending pointer lines in a 90° direction.
Claim 12
Dependent Claim
22 words
A method according to claim 5, wherein said extending step in said step (10) includes extending pointer lines in a 180° direction.
Claim 13
Dependent Claim
22 words
A method according to claim 5, wherein said extending step in said step (11) includes extending pointer lines in a 90° direction.
Claim 14
Dependent Claim
22 words
A method according to claim 5, wherein said extending step in said step (11) includes extending pointer lines in a 180° direction.
Claim 15
Independent Claim
98 words
An apparatus having a plurality of buses, comprising: a first bus that intersects a second bus within the same conductive layer to form a cross area, said first bus having first power slits and first pointer lines extending from said first power slits through said cross area and said second bus having second power slits and second pointer lines extending from said second power slits through said cross area, wherein said cross area is void of power slits, said cross area comprising holes located at intersection points where the first pointer lines and the second pointer lines intersect.
Claim 16
Independent Claim
98 words
An apparatus having a plurality of buses, comprising: a first bus that intersects a second bus within the same conductive layer to form a cross area, said first bus having first power slits and first pointer lines extending from said first power slits through said cross area and said second bus having second power slits and second pointer lines extending from said second power slits through said cross area, wherein said cross area is void of power slits, said cross area comprising holes located at intersection points where the first pointer lines and the second pointer lines intersect.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-09-05 | 1998-03-07 | 1998-09-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-09-05 | 2002-03-07 | 2002-09-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-09-05 | 2006-03-07 | 2006-09-06 | $7700.00 | Window Closed / Lapsed |