← Back to Patent Explorer
US5339167A Expired / Lapsed US ⏱️ 0.0 years remaining

Reproduction speed controller for image signal reproducing apparatus

Assignee: Pioneer Corp
•
Filing: 1992-12-17
•
Granted: 1994-08-16
•
Expires: 2012-12-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A reproduction speed controller for controlling reproduction speed of a video signal having first field image signal and second field image signal including main memory having a storage capacity of two field image signal, sub memory having a storage capacity of at least one field image signal, write unit for writing an input video signal into the main memory and the sub memory in synchronism with a write reference signal which corresponds to a frequency of the input video signal, read unit for selectively read out the written video signal from the main memory and the sub memory in synchronism with a read reference signal having a fixed frequency, passing detection unit for generating a passing detection signal on the basis of the frequency difference between the write reference signal and the read reference signal when the frequency of the write reference signal is lower than the frequency of the read reference signal, and control unit for controlling the write unit and the read unit in response to the passing detection signal, wherein the control unit permits the read unit to successively read out the first field image signal twice and subsequently permits the read unit to successively read out the second field image.

Inventors

  • 👤 Kazuo Kuroda

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 15:56
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/76; H04N5/91; H04N5/93; H04N5/937; H04N5/78; H04N5/782; H04N5/783; H04N9/00; H04N9/79; H04N9/80; H04N9/802

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 211 words
A reproduction speed controller for controlling reproduction speed of a video signal having first field image signals and second field image signals, comprising: main memory having a storage capacity of two field image signal; sub memory having a storage capacity of at least one field image signal; write means for writing said video signal first field image signal and second field image signal into said main memory and said sub memory in synchronism with a write reference signal which corresponds to a frequency of said video signal; read means for selectively read out the written video signal from said main memory and said sub memory in synchronism with a read reference signal having a fixed frequency; passing detection means for generating a passing detection signal on the basis of the frequency difference between said write reference signal and said read reference signal when the frequency of the write reference signal is lower than the frequency of the read reference signal; and control means for controlling said write means and said read means in response to said passing detection signal, wherein said control means permits said read means to successively read out the first field image signal twice and subsequently permits said read means to successively read out the second field image.
Claim 2
Dependent Claim 211 words
A reproduction speed controller for controlling reproduction speed of a video signal having first field image signals and second field image signals, comprising: main memory having a storage capacity of two field image signal; sub memory having a storage capacity of at least one field image signal; write means for writing said video signal first field image signal and second field image signal into said main memory and said sub memory in synchronism with a write reference signal which corresponds to a frequency of said video signal; read means for selectively read out the written video signal from said main memory and said sub memory in synchronism with a read reference signal having a fixed frequency; passing detection means for generating a passing detection signal on the basis of the frequency difference between said write reference signal and said read reference signal when the frequency of the write reference signal is lower than the frequency of the read reference signal; and control means for controlling said write means and said read means in response to said passing detection signal, wherein said control means permits said read means to successively read out the first field image signal twice and subsequently permits said read means to successively read out the second field image.
Claim 3
Dependent Claim 31 words
A reproduction speed controller according to claim 1, wherein said read means reads out the first field image successively twice and the second field image successively twice from said main memory.
Claim 4
Dependent Claim 48 words
A reproduction speed controller according to claim 2, wherein said read means reads out the first field image and the second field image once from said sub memory after said successive reading of the first field image twice and the second field image twice from said main memory.
Claim 5
Dependent Claim 55 words
A reproduction speed controller according to claim 2, wherein said read means reads out the first field image once from said main memory and reads out the second field image once from said sub memory after said successive reading of the first field image twice and the second field image twice from said main memory.
Claim 6
Dependent Claim 42 words
A reproduction speed controller according to claim 2, wherein said read means reads out the first field image from said sub memory after said successive reading of the first field image twice and the second field image twice from said main memory.
Claim 7
Dependent Claim 46 words
A reproduction speed controller according to claim 1, wherein said control means permits said write means to write the input video signal which is to be written immediately after the receipt of said passing detection signal into both of said main memory and said sub memory.
Claim 8
Dependent Claim 61 words
A reproduction speed controller according to claim 1, wherein said passing detection means counts a time difference between the receipt of the write reference signal and the read reference signal, and generates the passing detection signal when said time difference exceeds a definite value determined in accordance with a frequency difference between said write reference signal and the read reference signal.
Claim 9
Dependent Claim 28 words
A reproduction speed controller according to claim 1, further comprising an input means for inputting a speed control command for varying the frequency of said input video signal.
Claim 10
Independent Claim 156 words
A method for controlling reproduction speed of a video signal having first field image signal and second field image signal, comprising the steps of: writing said video signal first field image signal and second field image signal into memory in synchronism with a write reference signal which corresponds to a frequency of said video signal; reading out the first field image signal and the second field image signal alternately from said memory in synchronism with a read reference signal having a fixed frequency; detecting a passing of the read reference signal over the write reference signal on the basis of the frequency difference between said write reference signal and said read reference signal when the frequency of the write reference signal is lower than the frequency of the read reference signal; and successively reading out the first field image signal twice and then successively reading out the second field image twice when said passing is detected.
Claim 11
Independent Claim 156 words
A method for controlling reproduction speed of a video signal having first field image signal and second field image signal, comprising the steps of: writing said video signal first field image signal and second field image signal into memory in synchronism with a write reference signal which corresponds to a frequency of said video signal; reading out the first field image signal and the second field image signal alternately from said memory in synchronism with a read reference signal having a fixed frequency; detecting a passing of the read reference signal over the write reference signal on the basis of the frequency difference between said write reference signal and said read reference signal when the frequency of the write reference signal is lower than the frequency of the read reference signal; and successively reading out the first field image signal twice and then successively reading out the second field image twice when said passing is detected.

References Cited (Backward Citations)

US4630132A Cited
US4774599A Cited
US4864428A Cited
US4959825A Cited
US5285288A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-08-15 1998-02-14 1998-08-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-08-15 2002-02-14 2002-08-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-08-15 2006-02-14 2006-08-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag