← Back to Patent Explorer
US5337049A Expired / Lapsed US ⏱️ 0.0 years remaining

Efficient coding signal processor

Assignee: Toshiba Corp
•
Filing: 1992-09-30
•
Granted: 1994-08-09
•
Expires: 2012-09-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An efficient coding signal processor for encoding information signals input in a sequence of block units in a manner of unifying an amount of information at a unit of N frames (N≧1) which includes a block activity calculator for calculating a block activity for every block of the information signals in a present frame, a frame activity calculator for calculating a frame activity from the block activity of the block in the preceding frames, a code amount allocator for allocating an amount of codes for every block in the encoding process using the predicted frame activity, and a code amount allocation controller for controlling the amount of codes to be allocated for every block up to a preselected bit rate by monitoring the amount of codes allocated by the code amount allocator for the period of one frame.

Inventors

  • 👤 Kenji Shimoda

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 11:24
CPC Classifications
H; H03; H03M; H03M7/00; H03M7/30; H03M7/40; H04; H04N; H04N11/00; H04N11/04; H04N11/042; H04N11/044; H04N19/00; H04N19/10; H04N19/102; H04N19/115; H04N19/124; H04N19/134; H04N19/136; H04N19/14; H04N19/146; H04N19/149; H04N19/15; H04N19/169; H04N19/17; H04N19/172; H04N19/176; H04N19/60; H04N19/61

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 148 words
A signal processor for efficiently encoding information signals input in a sequence of predetermined units, so that each of said units has a similar amount of information, comprising: first activity calculation means for calculating a first activity of a sub-unit of said information signals of a present unit; second activity calculation means for calculating a second activity from the first activity of the sub-unit calculated in a preceding unit of said information signals; code amount allocation means for providing coding that can be utilized by every sub-unit during the encoding process using the second activity; and code amount allocation control means for setting an amount of coding provided by said code amount allocation means for every sub-unit so that a preselected bit rate is not exceeded, by monitoring the amount of coding allocated by the code allocation means for the period of one unit of said information signals.
Claim 2
Dependent Claim 148 words
A signal processor for efficiently encoding information signals input in a sequence of predetermined units, so that each of said units has a similar amount of information, comprising: first activity calculation means for calculating a first activity of a sub-unit of said information signals of a present unit; second activity calculation means for calculating a second activity from the first activity of the sub-unit calculated in a preceding unit of said information signals; code amount allocation means for providing coding that can be utilized by every sub-unit during the encoding process using the second activity; and code amount allocation control means for setting an amount of coding provided by said code amount allocation means for every sub-unit so that a preselected bit rate is not exceeded, by monitoring the amount of coding allocated by the code allocation means for the period of one unit of said information signals.
Claim 3
Dependent Claim 150 words
A signal processor for efficiently encoding information signals input in a sequence of block units making up a series of frames, said signal processor encoding the information so that each unit of N frames (N≧1) includes a similar amount of data, comprising: means for calculating a block activity for every block of said information signals; means for predicting a present frame activity on the basis of a preceding frame activity; code amount allocation means for allocating an amount of codes use during the encoding of said information signals on the basis of said calculated block activity and predicted frame activity; and code amount allocation control means for setting an amount of codes that can be provided by said code amount allocation means so that a preselected bit rate is not exceeded, by monitoring the amount of codes allocated by the code amount allocation means for the period of one frame.
Claim 4
Dependent Claim 150 words
A signal processor for efficiently encoding information signals input in a sequence of block units making up a series of frames, said signal processor encoding the information so that each unit of N frames (N≧1) includes a similar amount of data, comprising: means for calculating a block activity for every block of said information signals; means for predicting a present frame activity on the basis of a preceding frame activity; code amount allocation means for allocating an amount of codes use during the encoding of said information signals on the basis of said calculated block activity and predicted frame activity; and code amount allocation control means for setting an amount of codes that can be provided by said code amount allocation means so that a preselected bit rate is not exceeded, by monitoring the amount of codes allocated by the code amount allocation means for the period of one frame.
Claim 5
Dependent Claim 30 words
A signal processor as in claim 2, wherein said code amount allocation means allocates an amount of codes on the basis of a calculated block activity of a present frame.
Claim 6
Dependent Claim 30 words
A signal processor as in claim 2, wherein said code amount allocation means allocates an amount of codes on the basis of a calculated block activity of said preceding frame.
Claim 7
Dependent Claim 126 words
A signal encoder for encoding an information signal, comprising: input means for inputting blocks of information, a predetermined number of said blocks making up one frame of said information signal; block activity calculation means for calculating an activity of every block being encoded; frame activity calculation means for calculating a present frame activity based on the block activity of a preceding frame; means for encoding said information signals by assigning predetermined codes to represent said information blocks; and means for controlling the encoding of said information signals by establishing a predetermined number of codes, for use by the encoding means, on the basis of a preceding frame activity, and adjusting an amount of said predetermined number of codes on the basis of the present frame activity.
Claim 8
Dependent Claim 126 words
A signal encoder for encoding an information signal, comprising: input means for inputting blocks of information, a predetermined number of said blocks making up one frame of said information signal; block activity calculation means for calculating an activity of every block being encoded; frame activity calculation means for calculating a present frame activity based on the block activity of a preceding frame; means for encoding said information signals by assigning predetermined codes to represent said information blocks; and means for controlling the encoding of said information signals by establishing a predetermined number of codes, for use by the encoding means, on the basis of a preceding frame activity, and adjusting an amount of said predetermined number of codes on the basis of the present frame activity.
Claim 9
Dependent Claim 14 words
A signal encoder as in claim 5 wherein said information signals are video signals.
Claim 10
Dependent Claim 19 words
A signal encoder as in claim 6 wherein said information signals include a luminance signal and color difference signals.
Claim 11
Dependent Claim 22 words
A signal encoder as in claim 5, wherein said block activity calculation means calculates the amount of information contained within each block.
Claim 12
Dependent Claim 38 words
A signal encoder as in claim 5, wherein said frame activity calculation means includes a prediction circuit for predicting the activity of a next frame along with an information signal bit amount for use by the next frame.
Claim 13
Dependent Claim 24 words
A signal encoder as in claim 5, further comprising a quantizer for reducing the bit rate of the blocks of information before being encoded.
Claim 14
Dependent Claim 23 words
A signal encoder as in claim 9, wherein said quantizer reduces said bit rate on the basis of said frame activity calculation means.
Claim 15
Dependent Claim 46 words
A signal encoder as in claim 5, wherein said encoding means converts said information signals into Huffman codes, where data having a high probability of occurrence are designated with shorter bit sequences and data having a low probability of occurrence are designated with longer bit sequences.

References Cited (Backward Citations)

US4943855A Cited
US4984076A Cited
US5128758A Cited
US5179442A Cited
US5196933A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-08-08 1998-02-07 1998-08-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-08-08 2002-02-07 2002-08-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-08-08 2006-02-07 2006-08-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag