Semiconductor device having inner lead arrangement with enhanced stability
Abstract
Abstract A resin-sealed semiconductor device comprising a semiconductor chip having pad electrodes formed on a circuit forming surface in the interior of the main surface and inner leads cemented to the semiconductor chip through an insulator for electric insulation such that ends of the inner leads reach the edge of the circuit forming surface of the semiconductor chip, wherein common conductors, which are connected with at least one of power supplying inner leads and/or grounding inner leads, and at least one of the inner leads are coupled on the semiconductor chip, and wherein the configuration of the common conductors and the inner leads coupled together is virtually L-shaped, T-shaped, -shaped, or cross-shaped.
Inventors
- 👤 Tomoki Nishino
Bibliographic Details
Claims Analysis
Total Claims: 6References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-07-18 | 1998-01-17 | 1998-07-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-07-18 | 2002-01-17 | 2002-07-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-07-18 | 2006-01-17 | 2006-07-19 | $7700.00 | Window Closed / Lapsed |