US5327422A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Controllable multiplexer for a digital switch
Assignee: Telefonaktiebolaget LM Ericsson AB
•
Filing: 1992-12-15
•
Granted: 1994-07-05
•
Expires: 2012-12-15
Abstract
Abstract The invention relates to a multiplexer for a digital switch, arranged to be included in a switch network whose data flow is organized in frames containing a number of time slots, said time slots including data time slots, which shall be directed through the switch from first to second sets of terminal units, such as subscriber connections, trunk connections, processors, etc. The multiplexer is controlled by a processor for controllable multiplexing, i.e., mapping of a number of transmission links from each of a corresponding number of the terminal units of said first set to a transmission link leading to the switch, as well as of a transmission link leading from the switch to a number of transmission links leading to each of a corresponding number of terminal units of said second set. The mapping is performed on the data time slots. All data time slots arriving from the terminal units of said first set are to be sent forward via a first buffer to the switch in an order which is determined by a first control memory for the mapping, and all data time slots arriving from the switch are to be sent forward via a second buffer toward the terminal units of said second set in an order which is determined by a second control memory for the mapping. The buffers are implemented as fifos, one for each of the links from and to the terminal units.
Inventors
- 👤 Erik O. Abefelt
- 👤 Karl A. Bjenne
- 👤 Carl P. B. Lundh
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 11:52
CPC Classifications
H; H04; H04J; H04J3/00; H04J3/02; H04J3/06; H04J3/062; H04J3/0626; H04J3/0629; H04Q; H04Q11/00; H04Q11/04
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
271 words
A multiplexer for a digital switch, the multiplexer controlling data flow organized into frames and time slots, the data flow being directed from a first set of terminal units to a second set of terminal units, comprising: a first multiplexer stage controlled by a first control memory, the first multiplexer stage being coupled between the first terminal units and the digital switch via a plurality of transmission links and having a first FIFO buffer means for forwarding the time slots from the first terminal units to the switch in an order determined by the first control memory; a second multiplexer stage, controlled by a second control memory, the second multiplexer stage being coupled between said second terminal units and the digital switch via a plurality of transmission links and having a second FIFO buffer means for forwarding the time slots from the switch to the second terminal units in an order determined by the second control memory, wherein the first FIFO buffer means and the second FIFO buffer means provide indications whether the first FIFO buffer means and the second FIFO buffer means are empty or full, and a map control function is implemented when the empty or full indications are present in order to provide mapping information; and a processor for controlling the first control memory and the second control memory; wherein the processor includes a memory which is used to check the mapping information in the first control memory and the second control memory, and the map control function is implemented when there is a disagreement between the memory and the first control memory or the second control memory.
Claim 2
Dependent Claim
271 words
A multiplexer for a digital switch, the multiplexer controlling data flow organized into frames and time slots, the data flow being directed from a first set of terminal units to a second set of terminal units, comprising: a first multiplexer stage controlled by a first control memory, the first multiplexer stage being coupled between the first terminal units and the digital switch via a plurality of transmission links and having a first FIFO buffer means for forwarding the time slots from the first terminal units to the switch in an order determined by the first control memory; a second multiplexer stage, controlled by a second control memory, the second multiplexer stage being coupled between said second terminal units and the digital switch via a plurality of transmission links and having a second FIFO buffer means for forwarding the time slots from the switch to the second terminal units in an order determined by the second control memory, wherein the first FIFO buffer means and the second FIFO buffer means provide indications whether the first FIFO buffer means and the second FIFO buffer means are empty or full, and a map control function is implemented when the empty or full indications are present in order to provide mapping information; and a processor for controlling the first control memory and the second control memory; wherein the processor includes a memory which is used to check the mapping information in the first control memory and the second control memory, and the map control function is implemented when there is a disagreement between the memory and the first control memory or the second control memory.
Claim 3
Dependent Claim
244 words
A multiplexer for a digital switch, the multiplexer controlling data flow organized into frames and time slots, the data flow being directed from a first set of terminal units to a second set of terminal units, comprising: a first multiplexer stage controlled by a first control memory, the first multiplexer stage being coupled between the first terminal units and the digital switch via a plurality of transmission links and having a first FIFO buffer means for forwarding the time slots from the first terminal units to the switch in an order determined by the first control memory; a second multiplexer stage, controlled by a second control memory, the second multiplexer stage being coupled between said second terminal units and the digital switch via a plurality of transmission links and having a second FIFO buffer means for forwarding the time slots from the switch to the second terminal units in an order determined by the second control memory, wherein the first FIFO buffer means and the second FIFO buffer means provide indications whether the first FIFO buffer means and the second FIFO buffer means are empty or full, and a map control function is implemented when the empty or full indications are present in order to provide mapping information; and a processor for controlling the first control memory and the second control memory; wherein a frame adjustment function performs frame position adjustment in order to achieve the least delay of data flow through the multiplexer.
Claim 4
Dependent Claim
244 words
A multiplexer for a digital switch, the multiplexer controlling data flow organized into frames and time slots, the data flow being directed from a first set of terminal units to a second set of terminal units, comprising: a first multiplexer stage controlled by a first control memory, the first multiplexer stage being coupled between the first terminal units and the digital switch via a plurality of transmission links and having a first FIFO buffer means for forwarding the time slots from the first terminal units to the switch in an order determined by the first control memory; a second multiplexer stage, controlled by a second control memory, the second multiplexer stage being coupled between said second terminal units and the digital switch via a plurality of transmission links and having a second FIFO buffer means for forwarding the time slots from the switch to the second terminal units in an order determined by the second control memory, wherein the first FIFO buffer means and the second FIFO buffer means provide indications whether the first FIFO buffer means and the second FIFO buffer means are empty or full, and a map control function is implemented when the empty or full indications are present in order to provide mapping information; and a processor for controlling the first control memory and the second control memory; wherein a frame adjustment function performs frame position adjustment in order to achieve the least delay of data flow through the multiplexer.
Claim 5
Dependent Claim
28 words
A multiplexer according to claim 1 wherein a frame adjustment function performs frame position adjustment in order to achieve the least delay of data flow through the multiplexer.
References Cited (Backward Citations)
WO1984000836A1
Cited
EP0169551A2
Cited
US4612636A
Cited
US4809166A
Cited
GB2200817A
Cited
US4858224A
Cited
US4910731A
Cited
US4855999A
Cited
US5058104A
Cited
US5029160A
Cited
US5046000A
Cited
US4939723A
Cited
US5191578A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-07-04 | 1998-01-03 | 1998-07-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-07-04 | 2002-01-03 | 2002-07-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-07-04 | 2006-01-03 | 2006-07-05 | $7700.00 | Window Closed / Lapsed |